Pub Date : 2003-05-01DOI: 10.1109/ISIE.2002.1025957
E. Meşe
This paper presents an approach to the rotor position estimation in switched reluctance motors (SRMs) by using a cerebellum model articulation controller (CMAC). Previous research has shown that an artificial neural network (ANN) forms an efficient mapping structure for the nonlinear SRM. Through measurement of the flux linkages and currents for the phases, a feedforward neural network (FFNN) is able to estimate the rotor position. CMAC is investigated in this paper in order to overcome high computational power requirement problem which is encountered in feedforward ANN based rotor position estimator. The issues involved in designing, training and implementing CMAC are presented. In order to demonstrate the feasibility of the concept, a 20 kW, 6/4, 3-phase SRM is studied with training and evaluation data, which are obtained from a simulation program. A CMAC which is based on experimentally measured training and testing data for the same SRM is also used to demonstrate the promise of this approach.
{"title":"A rotor position estimator for switched reluctance motors using CMAC","authors":"E. Meşe","doi":"10.1109/ISIE.2002.1025957","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025957","url":null,"abstract":"This paper presents an approach to the rotor position estimation in switched reluctance motors (SRMs) by using a cerebellum model articulation controller (CMAC). Previous research has shown that an artificial neural network (ANN) forms an efficient mapping structure for the nonlinear SRM. Through measurement of the flux linkages and currents for the phases, a feedforward neural network (FFNN) is able to estimate the rotor position. CMAC is investigated in this paper in order to overcome high computational power requirement problem which is encountered in feedforward ANN based rotor position estimator. The issues involved in designing, training and implementing CMAC are presented. In order to demonstrate the feasibility of the concept, a 20 kW, 6/4, 3-phase SRM is studied with training and evaluation data, which are obtained from a simulation program. A CMAC which is based on experimentally measured training and testing data for the same SRM is also used to demonstrate the promise of this approach.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"211 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116154975","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2002-07-11DOI: 10.1109/ISIE.2002.1025986
H. Barthélemy, G. Ferri, N. Guerrini
In this paper a low-voltage CCII-based tunable oscillator is presented. The circuit makes use of new first and second generation current conveyors, designed to operate at typical supply voltages as low as 1.5 V, the minimum being 1.2 V. SPICE simulations, performed by 0.5 μm CMOS process from ALCATEL-MIETEC, well confirm the theoretical analysis. In particular, CCI and CCII models have been taken into account. Simulation results give a large tuning range (7-9.5 MHz), a total harmonic distortion lower than 1.5% and a 530 μW power consumption at 1.5 V supply.
{"title":"A 1.5 V CCII-based tunable oscillator for portable industrial applications","authors":"H. Barthélemy, G. Ferri, N. Guerrini","doi":"10.1109/ISIE.2002.1025986","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025986","url":null,"abstract":"In this paper a low-voltage CCII-based tunable oscillator is presented. The circuit makes use of new first and second generation current conveyors, designed to operate at typical supply voltages as low as 1.5 V, the minimum being 1.2 V. SPICE simulations, performed by 0.5 μm CMOS process from ALCATEL-MIETEC, well confirm the theoretical analysis. In particular, CCI and CCII models have been taken into account. Simulation results give a large tuning range (7-9.5 MHz), a total harmonic distortion lower than 1.5% and a 530 μW power consumption at 1.5 V supply.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-07-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132656455","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2002-07-08DOI: 10.1109/ISIE.2002.1025852
G. B. Lee, H. J. Beukes
Various multi-level converter topologies have been developed over recent years to address the industry demand for higher power and voltage levels. This paper compares two of these converter topologies, namely a 2-level series-stacked converter, using regular 2-level space vector modulation, and a 3-level neutral point clamped converter, which makes use of 3-level space vector modulation. The space vector switching schemes are analysed and applied to simulation models of the series-stacked and neutral point clamped converters. Focus areas are the control complexity, stray inductances causing over-voltages and the capacitor ratings and performance within each topology. These results are verified practically on a reconfigurable converter operated as a series-stacked or a neutral point clamped converter respectively. The results obtained will assist in the selection of the appropriate topology for a given application.
{"title":"A practical comparison between the series-stacked and neutral point clamped converters","authors":"G. B. Lee, H. J. Beukes","doi":"10.1109/ISIE.2002.1025852","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025852","url":null,"abstract":"Various multi-level converter topologies have been developed over recent years to address the industry demand for higher power and voltage levels. This paper compares two of these converter topologies, namely a 2-level series-stacked converter, using regular 2-level space vector modulation, and a 3-level neutral point clamped converter, which makes use of 3-level space vector modulation. The space vector switching schemes are analysed and applied to simulation models of the series-stacked and neutral point clamped converters. Focus areas are the control complexity, stray inductances causing over-voltages and the capacitor ratings and performance within each topology. These results are verified practically on a reconfigurable converter operated as a series-stacked or a neutral point clamped converter respectively. The results obtained will assist in the selection of the appropriate topology for a given application.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125436371","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2002-07-08DOI: 10.1109/ISIE.2002.1025934
Koste Glavinica
A novel adaptive-hysteresis (nearly) constant-frequency current control technique for single-phase switchmode rectifiers operating in continuous conduction mode is presented. It is based on cycle-by-cycle hysteresis calculator, which generates the hysteresis window that will keep the switching frequency in a very narrow band centered around programmed average value. The accuracy remains excellent, and the ripple content allows the use of a smaller input filter than usual, due to a lack of the single frequency peak. Experimental results on a 700W converter are presented and compared to the convention control.
{"title":"A novel constant-frequency hysteresis current control of PFC converters","authors":"Koste Glavinica","doi":"10.1109/ISIE.2002.1025934","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025934","url":null,"abstract":"A novel adaptive-hysteresis (nearly) constant-frequency current control technique for single-phase switchmode rectifiers operating in continuous conduction mode is presented. It is based on cycle-by-cycle hysteresis calculator, which generates the hysteresis window that will keep the switching frequency in a very narrow band centered around programmed average value. The accuracy remains excellent, and the ripple content allows the use of a smaller input filter than usual, due to a lack of the single frequency peak. Experimental results on a 700W converter are presented and compared to the convention control.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127535257","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2002-07-08DOI: 10.1109/ISIE.2002.1025931
J. Guerrero, L. de Vicuna, J. Miret, J. Matas, M. Castilla
This article proposes a reset integral control applied to a single-phase full-bridge DC-AC inverter. The reset integral control, also called one-cycle control, is a nonlinear feed-forward control technique, in which by integrating the filter input-voltage of a buck-type converter, it reaches a reference value in one switching cycle. In this case, the controller design based on a large-signal approach is introduced in order to achieve good transient response and stability in a wide range of parameter variations and high rejection of external disturbances. Besides, in spite of the nonlinear nature of the controller, we obtain a linear average output-voltage dynamic response. On the other hand, in a clear-cut contrast with current mode control, a current sensor is not required. The proposed control provides the following features: fast transient response, "clean" sine-wave output-voltage, fixed switching frequency, and high robustness against load and line step changes. In addition, two PWM pattern generators based on this control scheme are introduced: bipolar and unipolar PWM. The simulation results demonstrate the effectiveness of this control technique for inverters in UPS applications, especially, when nonlinear loads must to be supplied and line has large undesirable harmonic components.
{"title":"Integral control technique for single-phase UPS inverter","authors":"J. Guerrero, L. de Vicuna, J. Miret, J. Matas, M. Castilla","doi":"10.1109/ISIE.2002.1025931","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025931","url":null,"abstract":"This article proposes a reset integral control applied to a single-phase full-bridge DC-AC inverter. The reset integral control, also called one-cycle control, is a nonlinear feed-forward control technique, in which by integrating the filter input-voltage of a buck-type converter, it reaches a reference value in one switching cycle. In this case, the controller design based on a large-signal approach is introduced in order to achieve good transient response and stability in a wide range of parameter variations and high rejection of external disturbances. Besides, in spite of the nonlinear nature of the controller, we obtain a linear average output-voltage dynamic response. On the other hand, in a clear-cut contrast with current mode control, a current sensor is not required. The proposed control provides the following features: fast transient response, \"clean\" sine-wave output-voltage, fixed switching frequency, and high robustness against load and line step changes. In addition, two PWM pattern generators based on this control scheme are introduced: bipolar and unipolar PWM. The simulation results demonstrate the effectiveness of this control technique for inverters in UPS applications, especially, when nonlinear loads must to be supplied and line has large undesirable harmonic components.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133067667","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2002-06-03DOI: 10.1109/ISIE.2002.1025851
N. Femia, M. Vitelli
Switch-mode power supplies (SMPS) generate distorted nonsinusoidal current waveforms flowing into conductors (wires, striplines, windings), which cause ohmic losses mainly ruled by the skin-effect. Skin effect is traditionally studied in the frequency domain; most studies on the effects of distorted SMPS current waveform are devoted to examine the so-called high-frequency effects, namely the behavior of components and systems at the switching frequency and its harmonics, considering a virtual sinusoidal steady-state operation at each frequency of the range under study. In this paper skin-effect has been studied in the time-domain by means of a formulation based on a magnetic vector potential A and on a scalar potential φ. The obtained results show that the equivalent per-unit length resistance of conductors carrying typical SMPS nonsinusoidal current waveforms depend both on switching frequency and duty-cycle and is rather different from DC and AC sinusoidal equivalent resistances.
{"title":"Resistive losses of conductors carrying SMPS current waveforms","authors":"N. Femia, M. Vitelli","doi":"10.1109/ISIE.2002.1025851","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025851","url":null,"abstract":"Switch-mode power supplies (SMPS) generate distorted nonsinusoidal current waveforms flowing into conductors (wires, striplines, windings), which cause ohmic losses mainly ruled by the skin-effect. Skin effect is traditionally studied in the frequency domain; most studies on the effects of distorted SMPS current waveform are devoted to examine the so-called high-frequency effects, namely the behavior of components and systems at the switching frequency and its harmonics, considering a virtual sinusoidal steady-state operation at each frequency of the range under study. In this paper skin-effect has been studied in the time-domain by means of a formulation based on a magnetic vector potential A and on a scalar potential φ. The obtained results show that the equivalent per-unit length resistance of conductors carrying typical SMPS nonsinusoidal current waveforms depend both on switching frequency and duty-cycle and is rather different from DC and AC sinusoidal equivalent resistances.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124216347","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ISIE.2002.1025973
Yuanhai Cui Yuanhai Cui, F. Blaabjerg, G. Andersen
Single phase induction motors are the workhorses in low-power applications in the world, and also where variable speed is necessary. Normally it is achieved either by the mechanical method or by controlling the capacitor connected with the auxiliary winding. Any of the above methods have some drawback for which the motor torque performance is not good enough. This paper addresses a new control method, an asymmetrical space vector method with PWM modulation, also a three-phase inverter is used for the main winding and the auxiliary winding. This method with PWM modulation is implemented to control the motor speed and to improve the torque performance. The control theory and simulation results are presented. This control method is verified by experimental results.
{"title":"An asymmetrical space vector method for single phase induction motor","authors":"Yuanhai Cui Yuanhai Cui, F. Blaabjerg, G. Andersen","doi":"10.1109/ISIE.2002.1025973","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025973","url":null,"abstract":"Single phase induction motors are the workhorses in low-power applications in the world, and also where variable speed is necessary. Normally it is achieved either by the mechanical method or by controlling the capacitor connected with the auxiliary winding. Any of the above methods have some drawback for which the motor torque performance is not good enough. This paper addresses a new control method, an asymmetrical space vector method with PWM modulation, also a three-phase inverter is used for the main winding and the auxiliary winding. This method with PWM modulation is implemented to control the motor speed and to improve the torque performance. The control theory and simulation results are presented. This control method is verified by experimental results.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115722231","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ISIE.2002.1025950
V. Comnac, M. Cirstea, F. Moldoveanu, D. Ilea, R. Cernat
The application of vector control techniques in AC drives demands accurate position and speed feedback information for the current control and servo-control loops. The paper describes a digital sensorless speed control system for interior permanent magnet synchronous machines (IPMSM). A Kalman filter is used to estimate the mechanical state of the motor. The observer was developed using a nonlinear model of the synchronous motor based on a d-q rotating reference frame attached to the rotor. The stator flux and electromagnetic torque are controlled by nonlinear hysteresis controllers; their outputs are used to generate the control signals for the inverter, based on a switching table. The angular speed controller is linear, of integral + proportional integral (I + PI) type. The paper studies the interaction between the observer and the closed loop control system. The simulation shows that the dynamic behaviour of the Kalman filter based control system is good even if the electric and mechanical parameters of the machine are different from the rated values used for the design of the controllers and the Kalman filter and also if there is an incorrect initialization of the estimated position.
{"title":"Sensorless speed and direct torque control of interior permanent magnet synchronous machine based on extended Kalman filter","authors":"V. Comnac, M. Cirstea, F. Moldoveanu, D. Ilea, R. Cernat","doi":"10.1109/ISIE.2002.1025950","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025950","url":null,"abstract":"The application of vector control techniques in AC drives demands accurate position and speed feedback information for the current control and servo-control loops. The paper describes a digital sensorless speed control system for interior permanent magnet synchronous machines (IPMSM). A Kalman filter is used to estimate the mechanical state of the motor. The observer was developed using a nonlinear model of the synchronous motor based on a d-q rotating reference frame attached to the rotor. The stator flux and electromagnetic torque are controlled by nonlinear hysteresis controllers; their outputs are used to generate the control signals for the inverter, based on a switching table. The angular speed controller is linear, of integral + proportional integral (I + PI) type. The paper studies the interaction between the observer and the closed loop control system. The simulation shows that the dynamic behaviour of the Kalman filter based control system is good even if the electric and mechanical parameters of the machine are different from the rated values used for the design of the controllers and the Kalman filter and also if there is an incorrect initialization of the estimated position.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117054368","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ISIE.2002.1025878
N. Femia, P. Lamberti, V. Mainardi, G. Petrone, G. Spagnuolo
The method presented in this paper allows the optimal design of feedback compensation networks for DC-DC switching converters. A vertex analysis (VA) based tolerance design approach is adopted. A genetic algorithm (GA) seeks the set of commercial parameters and tolerance values of the RC components such that the compensation network fulfils design constraints on the acceptability ranges of loop gain cross-over frequency and phase margin. Phase margin and pole-zero matching methods are adopted to generate design solutions using two types of compensation networks. The population of design solutions evolves towards different optimal final projects depending on the required design preferences. Interval Arithmetic is used to verify the feasibility of optimal solutions selected by the GA. The results presented in this paper concern the optimal design of the compensation network of buck dc-dc converter. They show that the joined use of GA and VA allows to quickly find optimal projects and to supports designer decisions.
{"title":"Selection criteria of closed-loop controllers for DC-DC voltage regulators based on nominal and tolerance design: genetic algorithm and vertex analysis based optimization","authors":"N. Femia, P. Lamberti, V. Mainardi, G. Petrone, G. Spagnuolo","doi":"10.1109/ISIE.2002.1025878","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025878","url":null,"abstract":"The method presented in this paper allows the optimal design of feedback compensation networks for DC-DC switching converters. A vertex analysis (VA) based tolerance design approach is adopted. A genetic algorithm (GA) seeks the set of commercial parameters and tolerance values of the RC components such that the compensation network fulfils design constraints on the acceptability ranges of loop gain cross-over frequency and phase margin. Phase margin and pole-zero matching methods are adopted to generate design solutions using two types of compensation networks. The population of design solutions evolves towards different optimal final projects depending on the required design preferences. Interval Arithmetic is used to verify the feasibility of optimal solutions selected by the GA. The results presented in this paper concern the optimal design of the compensation network of buck dc-dc converter. They show that the joined use of GA and VA allows to quickly find optimal projects and to supports designer decisions.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"178 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125186678","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ISIE.2002.1025942
N. Femia, G. Spagmuolo, M. Vitelli
A reliable yield evaluation tool, useful for circuit tolerance design, is presented in this paper. It is based on a recursive divide-and-conquer algorithm that verifies the feasibility of each subset of the tolerance region (TR) under test. Such a check is performed by means of interval arithmetic (IA), thus giving a high robustness and reliability to the method and supplying a lower bound and all upper bound for the yield value pertinent to the tolerance region under test. Thanks to the use of IA, the method allows detecting possible unfeasibility pockets included in the designed TR. Such a circumstance occurs if the design problem shows a nonconvex and not simply connected region of acceptability and this fact has not been accounted for during the TR optimization design stage. Any portion of the boundaries of the region of acceptability that is included in the tolerance region is identified and the analysis is refined across it. The technique proposed in the paper has been applied to the tolerance design of two different possible realizations of the feedback control network of a voltage-mode regulated DC-DC converter.
{"title":"Optimized tolerance design of feedback compensation networks for voltage regulators","authors":"N. Femia, G. Spagmuolo, M. Vitelli","doi":"10.1109/ISIE.2002.1025942","DOIUrl":"https://doi.org/10.1109/ISIE.2002.1025942","url":null,"abstract":"A reliable yield evaluation tool, useful for circuit tolerance design, is presented in this paper. It is based on a recursive divide-and-conquer algorithm that verifies the feasibility of each subset of the tolerance region (TR) under test. Such a check is performed by means of interval arithmetic (IA), thus giving a high robustness and reliability to the method and supplying a lower bound and all upper bound for the yield value pertinent to the tolerance region under test. Thanks to the use of IA, the method allows detecting possible unfeasibility pockets included in the designed TR. Such a circumstance occurs if the design problem shows a nonconvex and not simply connected region of acceptability and this fact has not been accounted for during the TR optimization design stage. Any portion of the boundaries of the region of acceptability that is included in the tolerance region is identified and the analysis is refined across it. The technique proposed in the paper has been applied to the tolerance design of two different possible realizations of the feedback control network of a voltage-mode regulated DC-DC converter.","PeriodicalId":330283,"journal":{"name":"Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126738067","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：