Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325498
Nazila Fough
The WiCAS and Young Professionals events were hosted during the 21st IEEE Interregional NEWCAS Conference in Edinburgh, U.K., on the 26th of June 2023. These events were organised by the WiCAS and Young Professionals Co-Chairs Dr. Nazila Fough (Robert Gordon University, U.K.), Dr. Hamida Hallil Abbas (University of Bordeaux, France), Eve McGlynn (University of Glasgow, U.K.), and Mahdieh Shojaei Baghini (University of Glasgow, U.K.). The invited speakers and WiCAS banquet were supported by the Standing Committee on Diversity, Equity, and Inclusion of IEEE CASS. Using the conference website and various social media accounts, the sessions were promoted to registered attendees and the general public. Email invitations were targeted towards early career researchers who were most likely to attend both sessions.
{"title":"Women in Circuits and Systems (WiCAS) at NEWCAS 2023 [Women in CAS]","authors":"Nazila Fough","doi":"10.1109/mcas.2023.3325498","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325498","url":null,"abstract":"The WiCAS and Young Professionals events were hosted during the 21st IEEE Interregional NEWCAS Conference in Edinburgh, U.K., on the 26th of June 2023. These events were organised by the WiCAS and Young Professionals Co-Chairs Dr. Nazila Fough (Robert Gordon University, U.K.), Dr. Hamida Hallil Abbas (University of Bordeaux, France), Eve McGlynn (University of Glasgow, U.K.), and Mahdieh Shojaei Baghini (University of Glasgow, U.K.). The invited speakers and WiCAS banquet were supported by the Standing Committee on Diversity, Equity, and Inclusion of IEEE CASS. Using the conference website and various social media accounts, the sessions were promoted to registered attendees and the general public. Email invitations were targeted towards early career researchers who were most likely to attend both sessions.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139756232","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325607
Aditya Anshul, Anirban Sengupta
This paper presents a novel survey of high level synthesis (HLS) based hardware security approaches for reusable intellectual property (IP) cores used in consumer electronics and computing systems. A succinct review of all major HLS based hardware security approaches applied on reusable IP cores, along with their design flow and security analysis, is provided. The paper presents a detailed design flow of hardware integrated circuits (ICs) along with vulnerability points where potential attacks/threats are possible. Trustworthy and untrustworthy regimes in the design flow have also been highlighted in the discussion. Further, a discussion of detective and preventive control-based HLS hardware security approaches used for hardware IP cores has also been presented, including an analysis of prominent structural obfuscation, logic locking (logic encryption), and IP core protection (IPP) techniques. Each approach has been lucidly explained in terms of its threat model, algorithm, and security analysis. Finally, a security comparison of hardware IP obfuscation approaches in terms of strength of obfuscation security metric as well as a security comparison of IPP approaches in terms of probability of coincidence security metric, have also been introduced.
本文针对消费电子和计算系统中使用的可重用知识产权（IP）内核，对基于高级合成（HLS）的硬件安全方法进行了新颖的调查。本文简明扼要地回顾了应用于可重用 IP 核的所有主要基于 HLS 的硬件安全方法，以及它们的设计流程和安全分析。论文详细介绍了硬件集成电路 (IC) 的设计流程以及可能受到潜在攻击/威胁的漏洞点。讨论中还强调了设计流程中的可信和不可信机制。此外，还讨论了用于硬件 IP 核的基于侦测和预防控制的 HLS 硬件安全方法，包括对著名的结构混淆、逻辑锁定（逻辑加密）和 IP 核保护 (IPP) 技术的分析。对每种方法的威胁模型、算法和安全分析都作了清晰的解释。最后，还介绍了根据混淆强度安全指标对硬件 IP 混淆方法进行的安全比较，以及根据重合概率安全指标对 IPP 方法进行的安全比较。
{"title":"A Survey of High Level Synthesis Based Hardware Security Approaches for Reusable IP Cores [Feature]","authors":"Aditya Anshul, Anirban Sengupta","doi":"10.1109/mcas.2023.3325607","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325607","url":null,"abstract":"This paper presents a novel survey of high level synthesis (HLS) based hardware security approaches for reusable intellectual property (IP) cores used in consumer electronics and computing systems. A succinct review of all major HLS based hardware security approaches applied on reusable IP cores, along with their design flow and security analysis, is provided. The paper presents a detailed design flow of hardware integrated circuits (ICs) along with vulnerability points where potential attacks/threats are possible. Trustworthy and untrustworthy regimes in the design flow have also been highlighted in the discussion. Further, a discussion of detective and preventive control-based HLS hardware security approaches used for hardware IP cores has also been presented, including an analysis of prominent structural obfuscation, logic locking (logic encryption), and IP core protection (IPP) techniques. Each approach has been lucidly explained in terms of its threat model, algorithm, and security analysis. Finally, a security comparison of hardware IP obfuscation approaches in terms of strength of obfuscation security metric as well as a security comparison of IPP approaches in terms of probability of coincidence security metric, have also been introduced.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139663492","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3334439
{"title":"IEEE Proceedings","authors":"","doi":"10.1109/mcas.2023.3334439","DOIUrl":"https://doi.org/10.1109/mcas.2023.3334439","url":null,"abstract":"","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139948720","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3334436
{"title":"IEEE Collabratec","authors":"","doi":"10.1109/mcas.2023.3334436","DOIUrl":"https://doi.org/10.1109/mcas.2023.3334436","url":null,"abstract":"","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139948767","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325499
Yoko Uwate
The 18th International Conference on Ph.D. Research in Microelectronics and Electronics (PRIME 2023- http://prime-conference.org/ ), held in Valencia, Spain on June 18 to 21, 2023, hosted a joint Women in Circuits and Systems (WiCAS)-Young Professional (YP) event.
{"title":"The Significance of Embracing Different Cultures and Working Internationally [CAS in the World]","authors":"Yoko Uwate","doi":"10.1109/mcas.2023.3325499","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325499","url":null,"abstract":"The 18th International Conference on Ph.D. Research in Microelectronics and Electronics (PRIME 2023-\u0000<uri xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">http://prime-conference.org/</uri>\u0000), held in Valencia, Spain on June 18 to 21, 2023, hosted a joint Women in Circuits and Systems (WiCAS)-Young Professional (YP) event.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139663491","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325501
Giulia Di Capua
A “Women in Circuits and Systems” (WiCAS) event took place during the 56th IEEE International Symposium on Circuits and Systems (ISCAS), the flagship conference of the IEEE Circuits and Systems Society (CASS). The ISCAS 2023 WiCAS event was held on May 21st, 2023, and organized by Giulia Di Capua (University of Cassino and Southern Lazio, Italy) and Laura Galindez Olascoaga (Apple, USA). The WiCAS event included a panel discussion ( Figs. 1 – 3 ), driven by the theme “Crafting an impactful career path through disruptive technology: how an inclusive and equitable culture can become an opportunity.” The event involved the participation of two amazing and inspiring speakers: Ayesha Mayhugh (Hexa Global Ventures, USA) and Irene Quek (d-Matrix, USA).
第 56 届电气和电子工程师学会电路与系统国际研讨会（ISCAS）是电气和电子工程师学会电路与系统协会（CASS）的旗舰会议，在会议期间举办了 "电路与系统中的女性"（WiCAS）活动。ISCAS 2023 WiCAS 活动于 2023 年 5 月 21 日举行，由 Giulia Di Capua（意大利卡西诺和南拉齐奥大学）和 Laura Galindez Olascoaga（美国苹果公司）组织。WiCAS 活动包括一场小组讨论（图 1 -3），主题为 "通过颠覆性技术打造有影响力的职业道路：包容和公平的文化如何成为机遇"。活动邀请了两位令人惊叹和鼓舞人心的演讲者：Ayesha Mayhugh（Hexa Global Ventures，美国）和 Irene Quek（d-Matrix，美国）。
{"title":"Women in Circuits and Systems (WiCAS) at ISCAS 2023 [CAS in the World]","authors":"Giulia Di Capua","doi":"10.1109/mcas.2023.3325501","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325501","url":null,"abstract":"A “Women in Circuits and Systems” (WiCAS) event took place during the 56th IEEE International Symposium on Circuits and Systems (ISCAS), the flagship conference of the IEEE Circuits and Systems Society (CASS). The ISCAS 2023 WiCAS event was held on May 21st, 2023, and organized by Giulia Di Capua (University of Cassino and Southern Lazio, Italy) and Laura Galindez Olascoaga (Apple, USA). The WiCAS event included a panel discussion (\u0000<xref ref-type=\"fig\" r xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">Figs. 1</xref> –\u0000<xref ref-type=\"fig\" r xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\"/>\u0000<xref ref-type=\"fig\" r xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</xref>\u0000), driven by the theme “Crafting an impactful career path through disruptive technology: how an inclusive and equitable culture can become an opportunity.” The event involved the participation of two amazing and inspiring speakers: Ayesha Mayhugh (Hexa Global Ventures, USA) and Irene Quek (d-Matrix, USA).","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139663495","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325500
Alexandra Zimpeck
The Women in Circuits and Systems (WiCAS) panel discussion focused on “Women in Engineering: Mentoring and Professional Development.” It was held on Wednesday, 1st, 2023, from 15h00 to 17h00. This event was part of the International Symposium of the IEEE Circuits and Systems Society (LASCAS 2023 https://www.ieee-lascas.org/ that took place from February 28 to March 03, 2023, in Quito, Ecuador. This flagship conference was organized by Universidad San Francisco de Quito (USFQ), and the Institut supérieur d’électronique de Paris, ISEP. Eliana Acurio y Silvana Gitarra organized the WiCAS session.
{"title":"Women in Circuits and Systems (WiCAS) at LASCAS 2023 [CAS in the World]","authors":"Alexandra Zimpeck","doi":"10.1109/mcas.2023.3325500","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325500","url":null,"abstract":"The Women in Circuits and Systems (WiCAS) panel discussion focused on <bold xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">“Women in Engineering: Mentoring and Professional Development.”</b> It was held on Wednesday, 1st, 2023, from 15h00 to 17h00. This event was part of the International Symposium of the IEEE Circuits and Systems Society (LASCAS 2023 <uri xmlns:mml=\"http://www.w3.org/1998/Math/MathML\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">https://www.ieee-lascas.org/</uri> that took place from February 28 to March 03, 2023, in Quito, Ecuador. This flagship conference was organized by Universidad San Francisco de Quito (USFQ), and the Institut supérieur d’électronique de Paris, ISEP. Eliana Acurio y Silvana Gitarra organized the WiCAS session.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139663516","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3325504
Enrique Alvarez-Fontecilla, Paul S. Wilkins, Steven C. Rose
DEM in the context of non-segmented DACs is well understood in general, and numerous articles can be found in the literature on this topic and its fundamentals. DEM in the context of segmented DACs is a more puzzling subject, as randomizing the mismatch-induced error of a DAC whose elements are nominally different in size is not straightforward. In this article, we cover the topic of segmented DEM DACs via the step-bystep derivation of a simple DAC architecture that is linear by virtue of its shuffling scheme.
一般来说，非分段式 DAC 的 DEM 很好理解，关于这一主题及其基本原理的文献有很多。在分段式 DAC 的背景下，DEM 是一个更令人费解的课题，因为随机化 DAC 的失配引起的误差并不简单，这些 DAC 的元素在名义上大小不一。在本文中，我们将通过逐步推导一个简单的 DAC 架构来探讨分段 DEM DAC 的主题。
{"title":"Understanding High-Resolution Dynamic Element Matching DACs [Feature]","authors":"Enrique Alvarez-Fontecilla, Paul S. Wilkins, Steven C. Rose","doi":"10.1109/mcas.2023.3325504","DOIUrl":"https://doi.org/10.1109/mcas.2023.3325504","url":null,"abstract":"DEM in the context of non-segmented DACs is well understood in general, and numerous articles can be found in the literature on this topic and its fundamentals. DEM in the context of segmented DACs is a more puzzling subject, as randomizing the mismatch-induced error of a DAC whose elements are nominally different in size is not straightforward. In this article, we cover the topic of segmented DEM DACs via the step-bystep derivation of a simple DAC architecture that is linear by virtue of its shuffling scheme.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139663702","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-01-01DOI: 10.1109/mcas.2023.3334448
{"title":"IEEE Access","authors":"","doi":"10.1109/mcas.2023.3334448","DOIUrl":"https://doi.org/10.1109/mcas.2023.3334448","url":null,"abstract":"","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139948590","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2023-04-26DOI: 10.1109/MCAS.2023.3267921
Xingyi Liu, K. Parhi
Modern neural networks have revolutionized the fields of computer vision (CV) and Natural Language Processing (NLP). They are widely used for solving complex CV tasks and NLP tasks such as image classification, image generation, and machine translation. Most state-of-the-art neural networks are over-parameterized and require a high computational cost. One straightforward solution is to replace the layers of the networks with their low-rank tensor approximations using different tensor decomposition methods. This article reviews six tensor decomposition methods and illustrates their ability to compress model parameters of convolutional neural networks (CNNs), recurrent neural networks (RNNs) and Transformers. The accuracy of some compressed models can be higher than the original versions. Evaluations indicate that tensor decompositions can achieve significant reductions in model size, run-time and energy consumption, and are well suited for implementing neural networks on edge devices.
{"title":"Tensor Decomposition for Model Reduction in Neural Networks: A Review [Feature]","authors":"Xingyi Liu, K. Parhi","doi":"10.1109/MCAS.2023.3267921","DOIUrl":"https://doi.org/10.1109/MCAS.2023.3267921","url":null,"abstract":"Modern neural networks have revolutionized the fields of computer vision (CV) and Natural Language Processing (NLP). They are widely used for solving complex CV tasks and NLP tasks such as image classification, image generation, and machine translation. Most state-of-the-art neural networks are over-parameterized and require a high computational cost. One straightforward solution is to replace the layers of the networks with their low-rank tensor approximations using different tensor decomposition methods. This article reviews six tensor decomposition methods and illustrates their ability to compress model parameters of convolutional neural networks (CNNs), recurrent neural networks (RNNs) and Transformers. The accuracy of some compressed models can be higher than the original versions. Evaluations indicate that tensor decompositions can achieve significant reductions in model size, run-time and energy consumption, and are well suited for implementing neural networks on edge devices.","PeriodicalId":55038,"journal":{"name":"IEEE Circuits and Systems Magazine","volume":null,"pages":null},"PeriodicalIF":6.9,"publicationDate":"2023-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"49545783","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：