Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071845
M. G. Fakhry, A. Massoud, S. Ahmed
Generally, selective harmonic elimination (SHE) complexity for multilevel inverters increases with the increase in number of levels. In this paper, a novel approach for SHE is introduced. This approach is based on cancelling the 5th and 7th order harmonics irrelevant of the number of levels in three-phase multilevel converters, such that the solution for the angles required for the proposed SHE mimics that of the seven-level inverter (i.e. quasi seven-level operation of an n-level converter). The advantages of the proposed SHE approach are the simplicity in format and independency of number of levels. The proposed approach can be extended for more of low order harmonic cancellation. A method to obtain initial values for the SHE equations according to the reference modulation index M is proposed and investigated thoroughly. Compared with existing methods, the proposed method does not involve complex equation groups and is easier to be utilized in the case of a large number of switching angles, or multiple switching angles per voltage level in multilevel inverters. A 17-level cascaded inverter with different modulation indices working in Quasi Seven-Level Operation is considered as an example to validate the proposed concept. Simulations using MATLAB/SIMULINK platform has been conducted to validate the proposed concept.
{"title":"Quasi seven-level operation of multilevel converters with selective harmonic elimination","authors":"M. G. Fakhry, A. Massoud, S. Ahmed","doi":"10.1109/ICM.2014.7071845","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071845","url":null,"abstract":"Generally, selective harmonic elimination (SHE) complexity for multilevel inverters increases with the increase in number of levels. In this paper, a novel approach for SHE is introduced. This approach is based on cancelling the 5th and 7th order harmonics irrelevant of the number of levels in three-phase multilevel converters, such that the solution for the angles required for the proposed SHE mimics that of the seven-level inverter (i.e. quasi seven-level operation of an n-level converter). The advantages of the proposed SHE approach are the simplicity in format and independency of number of levels. The proposed approach can be extended for more of low order harmonic cancellation. A method to obtain initial values for the SHE equations according to the reference modulation index M is proposed and investigated thoroughly. Compared with existing methods, the proposed method does not involve complex equation groups and is easier to be utilized in the case of a large number of switching angles, or multiple switching angles per voltage level in multilevel inverters. A 17-level cascaded inverter with different modulation indices working in Quasi Seven-Level Operation is considered as an example to validate the proposed concept. Simulations using MATLAB/SIMULINK platform has been conducted to validate the proposed concept.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132639298","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071828
M. Akbar, Amine Ait Si Ali, A. Amira, M. Benammar, F. Bensaali, Saqib Mohamad, Fang Tang, A. Bermak, Mohamed Zgaren, M. Sawan
The production of hazardous gases due to different physicochemical reactions in gas industries have raised the need of autonomous sensor tag. However the adaptation of remotely controlled sensor tag is still suffering with many challenges, among which power consumption, selectivity and durability are the most prominent problems in gas application. Therefore in this paper, a reconfigurable multi-sensing platform is presented for gas applications. A low power ring-oscillator based temperature and tin-oxide based gas sensors are utilized to indicate the temperature and type of the gas with a total power of few μW's. The processing unit is designed on a heterogeneous ZynQ platform and a passive radio frequency identification (RFID) tag is designed to provide communication between the sensors and the processing unit.
{"title":"A multi-sensing reconfigurable platform for gas applications","authors":"M. Akbar, Amine Ait Si Ali, A. Amira, M. Benammar, F. Bensaali, Saqib Mohamad, Fang Tang, A. Bermak, Mohamed Zgaren, M. Sawan","doi":"10.1109/ICM.2014.7071828","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071828","url":null,"abstract":"The production of hazardous gases due to different physicochemical reactions in gas industries have raised the need of autonomous sensor tag. However the adaptation of remotely controlled sensor tag is still suffering with many challenges, among which power consumption, selectivity and durability are the most prominent problems in gas application. Therefore in this paper, a reconfigurable multi-sensing platform is presented for gas applications. A low power ring-oscillator based temperature and tin-oxide based gas sensors are utilized to indicate the temperature and type of the gas with a total power of few μW's. The processing unit is designed on a heterogeneous ZynQ platform and a passive radio frequency identification (RFID) tag is designed to provide communication between the sensors and the processing unit.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131114695","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071796
S. Loan, F. Bashir, M. Rafat, S. A. Abbasi, A. Alamoud
In this paper, we propose a new structure of a lateral bipolar junction transistor (LBJT) on silicon on insulator (SOI), employing multi zone collector drift region. The novelty of the device is the use of charge plasma concept to realize emitter, base and multi zone collector drift regions. Here metals of different work functions are used to realize these regions instead of conventional doping methods of diffusion and ion implantation. The numerical simulation of the proposed multi zone charge plasma LBJT (MZCP-LBJT) on SOI has been performed and the key characteristics have been compared with the conventionally doped LBJT (CD-LBJT) on SOI. A significant improvement in the ON current (ION), current gain, cutoff frequency (fT) and breakdown voltage has been observed in the proposed device. It has been observed that current gain increases by ~ 20 times and ION by 10 times in the proposed device. Further, by using an optimized gap between the collector and base regions, a 34% increase in fT is achieved in the proposed device. Furthermore, the proposed device does not face doping related issues and the requirement of high temperature processing is absent, as it uses charge plasma concept to realize different regions, instead of the conventional doping methods.
{"title":"High performance charge plasma based multi zone lateral bipolar junction transistor","authors":"S. Loan, F. Bashir, M. Rafat, S. A. Abbasi, A. Alamoud","doi":"10.1109/ICM.2014.7071796","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071796","url":null,"abstract":"In this paper, we propose a new structure of a lateral bipolar junction transistor (LBJT) on silicon on insulator (SOI), employing multi zone collector drift region. The novelty of the device is the use of charge plasma concept to realize emitter, base and multi zone collector drift regions. Here metals of different work functions are used to realize these regions instead of conventional doping methods of diffusion and ion implantation. The numerical simulation of the proposed multi zone charge plasma LBJT (MZCP-LBJT) on SOI has been performed and the key characteristics have been compared with the conventionally doped LBJT (CD-LBJT) on SOI. A significant improvement in the ON current (ION), current gain, cutoff frequency (fT) and breakdown voltage has been observed in the proposed device. It has been observed that current gain increases by ~ 20 times and ION by 10 times in the proposed device. Further, by using an optimized gap between the collector and base regions, a 34% increase in fT is achieved in the proposed device. Furthermore, the proposed device does not face doping related issues and the requirement of high temperature processing is absent, as it uses charge plasma concept to realize different regions, instead of the conventional doping methods.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134440280","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071800
Ait O. Lishani, L. Boubchir, A. Bouridane
This paper proposes a supervised feature extraction method which is able to select discriminative features for human gait recognition under the variations of clothing and carrying conditions and hence to improve the recognition performances. The proposed method is based on the use of Haralick's texture features extracted locally from three regions of Gait Energy Images. The performance has been evaluated using CASIA Gait database (dataset B). The experimental using one-against-all SVM classifier yields attractive results when compared to existing and similar techniques.
{"title":"Haralick features for GEI-based human gait recognition","authors":"Ait O. Lishani, L. Boubchir, A. Bouridane","doi":"10.1109/ICM.2014.7071800","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071800","url":null,"abstract":"This paper proposes a supervised feature extraction method which is able to select discriminative features for human gait recognition under the variations of clothing and carrying conditions and hence to improve the recognition performances. The proposed method is based on the use of Haralick's texture features extracted locally from three regions of Gait Energy Images. The performance has been evaluated using CASIA Gait database (dataset B). The experimental using one-against-all SVM classifier yields attractive results when compared to existing and similar techniques.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"215 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114675578","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071808
A. Slimane, Sid-Ahmed Tedjini-Bailiche, A. Taibi, M. Belaroussi, D. Maafri
This paper presents a design of a low power single ended CMOS LNA for reconfigurable applications including GPS, GSM (DCS1800, PCS1900), 3G (UMTS), WLAN b/g and LTE. Based on a wideband input matching, the LNA stages cover all band of interest while achieving a good trade-off between high gain, low noise figure and low power consumption. For multi-standard aim, the LNA selects the desired bands using a high output resonant impedance with a switching technique. Implemented in 0.13-μm CMOS technology, the simulated LNA results at Vdd = 1.2 V perform a power gain higher than 30 dB, a noise figure below 2.3 dB, an input return loss less than -12 dB, and an IIP3 better than -19 dBm in frequency band 1.5-2.6 GHz. Besides, for the low mode at Vdd = 0.6 V, the power gain is better than 19 dB and the noise figure is about 2.9 dB. For all mentioned standards, the proposed LNA consumes 7.5 mW and 2.7 mW from supply voltage of 1.2 V and 0.6 V, respectively.
{"title":"A 0.6-V/1.2-V low power single ended CMOS LNA for multi-standard RF front-ends","authors":"A. Slimane, Sid-Ahmed Tedjini-Bailiche, A. Taibi, M. Belaroussi, D. Maafri","doi":"10.1109/ICM.2014.7071808","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071808","url":null,"abstract":"This paper presents a design of a low power single ended CMOS LNA for reconfigurable applications including GPS, GSM (DCS1800, PCS1900), 3G (UMTS), WLAN b/g and LTE. Based on a wideband input matching, the LNA stages cover all band of interest while achieving a good trade-off between high gain, low noise figure and low power consumption. For multi-standard aim, the LNA selects the desired bands using a high output resonant impedance with a switching technique. Implemented in 0.13-μm CMOS technology, the simulated LNA results at Vdd = 1.2 V perform a power gain higher than 30 dB, a noise figure below 2.3 dB, an input return loss less than -12 dB, and an IIP3 better than -19 dBm in frequency band 1.5-2.6 GHz. Besides, for the low mode at Vdd = 0.6 V, the power gain is better than 19 dB and the noise figure is about 2.9 dB. For all mentioned standards, the proposed LNA consumes 7.5 mW and 2.7 mW from supply voltage of 1.2 V and 0.6 V, respectively.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"120 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122830193","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071849
Mohammadhossein Askarihemmat, O. Mohamed, M. Boukadoum
A new rapid prototyping methodology for embedded system application is introduced. The proposed methodology uses AutoFOCUS3(AF3), which is a model-based development tool for distributed, reactive, embedded software systems, to generate an executable C code for ARM Cortex-M family processors from the verified model. This methodology provides a clean and clear relation between a high-level model and its low-level executable C-code for the target platform. To execute a model on a target platform, the model needs to be accurately translated, and the translation must be based on the hardware resources. In this respect, this work aims to close the gap between high level description and the implementation. As a case study, using the proposed methodology, we implemented a self stabilizing distributed clock synchronization protocol on a FRDM platform.
{"title":"Automatic mapping of AF3 specifications to ARM cortex-M based FRDM platfrom","authors":"Mohammadhossein Askarihemmat, O. Mohamed, M. Boukadoum","doi":"10.1109/ICM.2014.7071849","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071849","url":null,"abstract":"A new rapid prototyping methodology for embedded system application is introduced. The proposed methodology uses AutoFOCUS3(AF3), which is a model-based development tool for distributed, reactive, embedded software systems, to generate an executable C code for ARM Cortex-M family processors from the verified model. This methodology provides a clean and clear relation between a high-level model and its low-level executable C-code for the target platform. To execute a model on a target platform, the model needs to be accurately translated, and the translation must be based on the hardware resources. In this respect, this work aims to close the gap between high level description and the implementation. As a case study, using the proposed methodology, we implemented a self stabilizing distributed clock synchronization protocol on a FRDM platform.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"90 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122045520","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071803
Faroq A. Awin, E. Abdel-Raheem, M. Ahmadi
Striking a balance between detection performance and overhead in cooperative spectrum sensing is a very critical design factor. For a conventional cluster-based spectrum sensing (CBSS) algorithms, all cognitive radios (CRs) in one cluster forward their local decisions through only one channel which leads to incur large sensing overhead. In this work the multi-levels hierarchical cluster-based spectrum sensing (MH-CBSS) algorithm is used to investigate sensing agility and total energy consumption. Simulation results show that the MHCBSS algorithm provides higher sensing agility and consumes less energy than that consumed by the conventional CBSS algorithm.
{"title":"Agile hierarchical cluster structure-based cooperative spectrum sensing in cognitive radio networks","authors":"Faroq A. Awin, E. Abdel-Raheem, M. Ahmadi","doi":"10.1109/ICM.2014.7071803","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071803","url":null,"abstract":"Striking a balance between detection performance and overhead in cooperative spectrum sensing is a very critical design factor. For a conventional cluster-based spectrum sensing (CBSS) algorithms, all cognitive radios (CRs) in one cluster forward their local decisions through only one channel which leads to incur large sensing overhead. In this work the multi-levels hierarchical cluster-based spectrum sensing (MH-CBSS) algorithm is used to investigate sensing agility and total energy consumption. Simulation results show that the MHCBSS algorithm provides higher sensing agility and consumes less energy than that consumed by the conventional CBSS algorithm.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128883461","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071801
Imad Rida, Somaya Almaadeed, A. Bouridane
The performance of gait recognition systems are usually affected by clothing, carrying conditions, and other intraclass variations which are also referred to as "covariates". This paper proposes a supervised feature selection method which is able to select relevant features for human recognition to mitigate the impact of covariates and hence improve the recognition performance. The proposed method is evaluated using CASIA Gait Database (Dataset B) and the experimental results suggest that our method yields attractive results when compared to similar ones.
{"title":"Improved gait recognition based on gait energy images","authors":"Imad Rida, Somaya Almaadeed, A. Bouridane","doi":"10.1109/ICM.2014.7071801","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071801","url":null,"abstract":"The performance of gait recognition systems are usually affected by clothing, carrying conditions, and other intraclass variations which are also referred to as \"covariates\". This paper proposes a supervised feature selection method which is able to select relevant features for human recognition to mitigate the impact of covariates and hence improve the recognition performance. The proposed method is evaluated using CASIA Gait Database (Dataset B) and the experimental results suggest that our method yields attractive results when compared to similar ones.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126994450","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-12-01DOI: 10.1109/ICM.2014.7071814
Assem Hussein, Mahmoud Fawzy, M. Ismail, Mohamed Refky, H. Mostafa
This paper proposes a 4-bit 6GS/s Time-Based Analog-to-Digital Converter (TADC) to be integrated inside the Software Defined Radio (SDR) receivers. The TADC is mainly composed of two blocks which are the Voltage-to-Time Converter (VTC) and the Time-to-Digital Converter (TDC). A prototype of the proposed TADC is implemented using 65 nm technology with a sampling rate of 6GS/s. An ENOB of 3.68 is achieved for an input frequency of 1.331 GHz. The whole system consumes a total power of 21.4 mW.
{"title":"A 4-bit 6GS/s time-based analog-to-digital converter","authors":"Assem Hussein, Mahmoud Fawzy, M. Ismail, Mohamed Refky, H. Mostafa","doi":"10.1109/ICM.2014.7071814","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071814","url":null,"abstract":"This paper proposes a 4-bit 6GS/s Time-Based Analog-to-Digital Converter (TADC) to be integrated inside the Software Defined Radio (SDR) receivers. The TADC is mainly composed of two blocks which are the Voltage-to-Time Converter (VTC) and the Time-to-Digital Converter (TDC). A prototype of the proposed TADC is implemented using 65 nm technology with a sampling rate of 6GS/s. An ENOB of 3.68 is achieved for an input frequency of 1.331 GHz. The whole system consumes a total power of 21.4 mW.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116902979","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-10-14DOI: 10.1109/ICM.2014.7071847
M. Hannachi, H. Rabah, S. Jovanovic, A. B. Abdelali, A. Mtibaa
Adaptive systems based on FPGA architectures can benefit greatly from the high degree of flexibility offered by Dynamic partial reconfiguration (DPR). Thanks to DPR, hardware tasks composing an adaptive system can be allocated and relocated on demand or depending on the dynamically changing environment. The limitations in the existing tools provided by major FPGA manufacturers do not allow an efficient placement and relocation of variable-sized hardware tasks. This paper presents a design method for relocation of variable-sized hardware task on SRAM-based FPGAs for adaptive systems using dynamic partial reconfiguration (DPR). The proposed relocation procedure takes into account the communication between different reconfigurable regions and static region. This work gives a detailed description of the proposed partial bitsream relocation of variable-sized hardware tasks targeting the Virtex-5 FPGAs.
{"title":"Efficient relocation of variable-sized hardware tasks for FPGA-based adaptive systems","authors":"M. Hannachi, H. Rabah, S. Jovanovic, A. B. Abdelali, A. Mtibaa","doi":"10.1109/ICM.2014.7071847","DOIUrl":"https://doi.org/10.1109/ICM.2014.7071847","url":null,"abstract":"Adaptive systems based on FPGA architectures can benefit greatly from the high degree of flexibility offered by Dynamic partial reconfiguration (DPR). Thanks to DPR, hardware tasks composing an adaptive system can be allocated and relocated on demand or depending on the dynamically changing environment. The limitations in the existing tools provided by major FPGA manufacturers do not allow an efficient placement and relocation of variable-sized hardware tasks. This paper presents a design method for relocation of variable-sized hardware task on SRAM-based FPGAs for adaptive systems using dynamic partial reconfiguration (DPR). The proposed relocation procedure takes into account the communication between different reconfigurable regions and static region. This work gives a detailed description of the proposed partial bitsream relocation of variable-sized hardware tasks targeting the Virtex-5 FPGAs.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"99 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123948114","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：