Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058183
Devin A. Smarra, M. Wicks, V. Chodavarapu
This paper analyzes the heat spreading capabilities of conventional Mass Via Arrays (MVA). Modelling and simulation are performed for MVAs and are compared to equivalent measurements for Thermal Via Arrays (TVA). Based on this analysis we determine that an MVA with many interspersed heat spreaders provides superior heat spreading when compared to regular TVAs.
{"title":"A Study of the Heat Spreading Capabilities of Mass Via Arrays","authors":"Devin A. Smarra, M. Wicks, V. Chodavarapu","doi":"10.1109/NAECON46414.2019.9058183","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058183","url":null,"abstract":"This paper analyzes the heat spreading capabilities of conventional Mass Via Arrays (MVA). Modelling and simulation are performed for MVAs and are compared to equivalent measurements for Thermal Via Arrays (TVA). Based on this analysis we determine that an MVA with many interspersed heat spreaders provides superior heat spreading when compared to regular TVAs.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125301639","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9057944
J. Goodman, Daniel Salmond, Clayton G. Davis, C. Acosta
In this paper we present two novel approaches to unambiguously estimate the direction of arrival (DOA) of an RF source by an array of receive antennas whose positions can take-on any arbitrary geometry. The first approach employs a simple constrained integer optimization, while the second approach employs deep learning. In both approaches the impact of imperfect array calibration on the performance of DOA estimation is quantified. We demonstrate in Monte Carlo simulations that both approaches are capable of achieving super-resolution performance under imperfect array calibration conditions. It was found that the constrained integer optimization outperforms deep learning when one has an accurate physics model of the receiver imperfections, however deep learning was more robust to significant calibration errors.
{"title":"Ambiguity Resolution in Direction of Arrival Estimation using Mixed Integer Optimization and Deep Learning","authors":"J. Goodman, Daniel Salmond, Clayton G. Davis, C. Acosta","doi":"10.1109/NAECON46414.2019.9057944","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9057944","url":null,"abstract":"In this paper we present two novel approaches to unambiguously estimate the direction of arrival (DOA) of an RF source by an array of receive antennas whose positions can take-on any arbitrary geometry. The first approach employs a simple constrained integer optimization, while the second approach employs deep learning. In both approaches the impact of imperfect array calibration on the performance of DOA estimation is quantified. We demonstrate in Monte Carlo simulations that both approaches are capable of achieving super-resolution performance under imperfect array calibration conditions. It was found that the constrained integer optimization outperforms deep learning when one has an accurate physics model of the receiver imperfections, however deep learning was more robust to significant calibration errors.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"71 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122394634","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9057958
Patrick J. Bollinger, Frank X. Li, Eric W. MacDonald
this paper is to determine the feasibility of using hardware to perform prime factorization of a semi-prime number. The application of this research can primarily impact the field of cybersecurity. By deconstructing the view of digital logic gates being one-way functions, we propose to reverse the typical flow of information. The reversible logic gates are developed with Python codes, larger reversible digital circuits are constructed until a full array multiplier is ready for testing. An analysis is performed with a semi-prime number of 4 binary digits up to 1024 binary digits long. Although the reversible logic gates are able to deduce new information, it is not enough information to perform the prime factorization of a semi-prime number. Based on these results, we conclude that more information needs to be created for reversible logic gates to be a feasible method of prime factorization. Further research can be performed, such as defining more relationships between bits, and this research can apply the reversible logic gates to other digital circuits.
{"title":"A Novel Encryption Methodology with Prime Factorization through Reversible Logic Gates","authors":"Patrick J. Bollinger, Frank X. Li, Eric W. MacDonald","doi":"10.1109/NAECON46414.2019.9057958","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9057958","url":null,"abstract":"this paper is to determine the feasibility of using hardware to perform prime factorization of a semi-prime number. The application of this research can primarily impact the field of cybersecurity. By deconstructing the view of digital logic gates being one-way functions, we propose to reverse the typical flow of information. The reversible logic gates are developed with Python codes, larger reversible digital circuits are constructed until a full array multiplier is ready for testing. An analysis is performed with a semi-prime number of 4 binary digits up to 1024 binary digits long. Although the reversible logic gates are able to deduce new information, it is not enough information to perform the prime factorization of a semi-prime number. Based on these results, we conclude that more information needs to be created for reversible logic gates to be a feasible method of prime factorization. Further research can be performed, such as defining more relationships between bits, and this research can apply the reversible logic gates to other digital circuits.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122716803","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9057906
A. Rush, Alexander Jones, Eric Herrmann, R. Jha
We report a gated-ReRAM synaptic devices-based strategy for on-chip supervised learning. A vacancy-driven compact model for gated-ReRAM is presented and corroborated with experimental results. A supervised learning architecture is proposed that allows the feedback to be provided via gate terminal of gated-ReRAM to update weights in a highly parallel manner.
{"title":"Gated-ReRAM Based Strategies for On-Chip Supervised Learning","authors":"A. Rush, Alexander Jones, Eric Herrmann, R. Jha","doi":"10.1109/NAECON46414.2019.9057906","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9057906","url":null,"abstract":"We report a gated-ReRAM synaptic devices-based strategy for on-chip supervised learning. A vacancy-driven compact model for gated-ReRAM is presented and corroborated with experimental results. A supervised learning architecture is proposed that allows the feedback to be provided via gate terminal of gated-ReRAM to update weights in a highly parallel manner.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"98 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134347948","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058256
Renyuan Zhang, Siyang Cao
In this paper, the non-synchronized integration of multiple frequency-modulated continuous-wave (FMCW) radars is presented. A phase error deduction method on different non-synchronized radars using trust-region-reflective least squares algorithm is introduced. Better angle of arrival (AoA) estimation, better angular resolution and better side lobes deduction are realized in experimental result. Therefore, integrating multiple independent radar systems to emulate a large aperture is achieved.
{"title":"Non-Synchronized Integration using Multiple Radars via Least Squares Fitting","authors":"Renyuan Zhang, Siyang Cao","doi":"10.1109/NAECON46414.2019.9058256","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058256","url":null,"abstract":"In this paper, the non-synchronized integration of multiple frequency-modulated continuous-wave (FMCW) radars is presented. A phase error deduction method on different non-synchronized radars using trust-region-reflective least squares algorithm is introduced. Better angle of arrival (AoA) estimation, better angular resolution and better side lobes deduction are realized in experimental result. Therefore, integrating multiple independent radar systems to emulate a large aperture is achieved.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"228 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115231835","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058296
Aritra Ghosh, Shihong Huang
Traditional software systems are rapidly learning skills that can beat human activities; humans still retain superior in the context of decision-making where emotions are involved. Human emotions are full of uncertainty and hence self-adaptive systems have yet to acquire a "gut’s feeling". In this paper, we have discussed the influence of human emotions to quantify uncertainty and to contribute to the software’s adaptation process.
{"title":"Influence of Emotions in Shaping Decisions","authors":"Aritra Ghosh, Shihong Huang","doi":"10.1109/NAECON46414.2019.9058296","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058296","url":null,"abstract":"Traditional software systems are rapidly learning skills that can beat human activities; humans still retain superior in the context of decision-making where emotions are involved. Human emotions are full of uncertainty and hence self-adaptive systems have yet to acquire a \"gut’s feeling\". In this paper, we have discussed the influence of human emotions to quantify uncertainty and to contribute to the software’s adaptation process.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"71 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115626162","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058186
Elforjani S. Jera, A. Mohamed
In this work, we will be using the numerical method called Second-Order Split-Step Algorithm (SSM) to study the propagation of Gaussian beam through turbulent atmosphere. Both two-dimensional and the there-dimensional shape of Gaussian profile is investigated under different atmosphere fluctuation conditions. The Modified Von-Karman power spectrum model is used to characterize the atmosphere turbulence conditions. We found the FWHM of Gaussian profile dropped to about 30% of the maximum intensity when the turbulence strength moves from weak and approaches moderate turbulence regime for L ≥ 500m propagating a distance. Then, we started to examine the propagated beam as the atmosphere turbulence increases to strong regime, and we found that the profile starts to lose the Gaussian shape as the fluctuation increases.
{"title":"Gaussian Beam Propagation Through Turbulent Atmosphere using Second-Order Split-Step Algorithm","authors":"Elforjani S. Jera, A. Mohamed","doi":"10.1109/NAECON46414.2019.9058186","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058186","url":null,"abstract":"In this work, we will be using the numerical method called Second-Order Split-Step Algorithm (SSM) to study the propagation of Gaussian beam through turbulent atmosphere. Both two-dimensional and the there-dimensional shape of Gaussian profile is investigated under different atmosphere fluctuation conditions. The Modified Von-Karman power spectrum model is used to characterize the atmosphere turbulence conditions. We found the FWHM of Gaussian profile dropped to about 30% of the maximum intensity when the turbulence strength moves from weak and approaches moderate turbulence regime for L ≥ 500m propagating a distance. Then, we started to examine the propagated beam as the atmosphere turbulence increases to strong regime, and we found that the profile starts to lose the Gaussian shape as the fluctuation increases.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114509749","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058093
Waleed Aldosari, M. Zohdy, Richard Olawoyin
Wireless Sensors Network (WSNs) are susceptible to jamming attacks due to the shared nature and open access medium. Jammer disrupts the wireless channel by injecting its signal into the legitimate traffic which causes it to increase the amount of noise at the receiver. In order to improve the localization accuracy, this paper proposed Distance Ratio (DR) based on Signal to Noise Ratio (SNR). The primary process of the Distance to Signal Noise Ratio (DSNR) algorithm consists of four steps: capturing jamming Signal Strength (JRSS) and computing the received power between boundary node and its neighbor, compute DR, estimating jammer's transmission power and its location, and minimizing localization error. Finally, extensive simulations are conducted to evaluate the performance, effectiveness, and the robustness of the proposed method compared to similar localization algorithms.
{"title":"Jammer Localization Through Smart Estimation of Jammer’s Transmission Power","authors":"Waleed Aldosari, M. Zohdy, Richard Olawoyin","doi":"10.1109/NAECON46414.2019.9058093","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058093","url":null,"abstract":"Wireless Sensors Network (WSNs) are susceptible to jamming attacks due to the shared nature and open access medium. Jammer disrupts the wireless channel by injecting its signal into the legitimate traffic which causes it to increase the amount of noise at the receiver. In order to improve the localization accuracy, this paper proposed Distance Ratio (DR) based on Signal to Noise Ratio (SNR). The primary process of the Distance to Signal Noise Ratio (DSNR) algorithm consists of four steps: capturing jamming Signal Strength (JRSS) and computing the received power between boundary node and its neighbor, compute DR, estimating jammer's transmission power and its location, and minimizing localization error. Finally, extensive simulations are conducted to evaluate the performance, effectiveness, and the robustness of the proposed method compared to similar localization algorithms.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125455526","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9058162
George Enwia, V. Pashaei, Mahdi Bayat, Alex Roman, S. Mandal
Many emerging ultrasound-based imaging modalities depend on operation in the low signal-to-noise ratio (SNR) regime. This paper describes a compact and wearable autonomous ultrasound imaging system for such applications. The system uses a 64-element wearable active probe design with onboard high voltage (HV) multiplexers, transmit/receive switches, and pre-amplifiers for improving SNR of the received echoes. The analog front-end is implemented as a custom transceiver board, while a miniaturized system-on-chip (SoC) platform is used to implement the digital back-end. Built-in high-efficiency switching power converters enable operation from a single 12 V battery. The improved functionality and power efficiency of the system is confirmed through simulations and measurements.
{"title":"An Open-Source Ultrasound Imaging System with Wearable Active Probes","authors":"George Enwia, V. Pashaei, Mahdi Bayat, Alex Roman, S. Mandal","doi":"10.1109/NAECON46414.2019.9058162","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9058162","url":null,"abstract":"Many emerging ultrasound-based imaging modalities depend on operation in the low signal-to-noise ratio (SNR) regime. This paper describes a compact and wearable autonomous ultrasound imaging system for such applications. The system uses a 64-element wearable active probe design with onboard high voltage (HV) multiplexers, transmit/receive switches, and pre-amplifiers for improving SNR of the received echoes. The analog front-end is implemented as a custom transceiver board, while a miniaturized system-on-chip (SoC) platform is used to implement the digital back-end. Built-in high-efficiency switching power converters enable operation from a single 12 V battery. The improved functionality and power efficiency of the system is confirmed through simulations and measurements.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131729253","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-07-01DOI: 10.1109/NAECON46414.2019.9057882
Nikhil N. Gohil, R. Vemuri
Differential Power Analysis (DPA) attacks were shown to be effective in recovering the secret key information from a variety cryptographic systems. In response, several design methods, ranging from the cell level to the algorithmic level, have been proposed to defend against DPA attacks. Cell level solutions depend on DPA resistant cell designs which attempt to minimize power variance during transitions while minimizing area and power consumption. In this paper, we discuss how a differential circuit design style is incorporated into a COTS tool set, resulting in a fully automated synthesis system DPA resistant integrated circuits. Based on the Secure Differential Multiplexer Logic (SDMLp), this system can be used to synthesize complete cryptographic processors which provide strong defense against DPA while minimizing area and power overhead. We discuss how both combinational and sequential cells are incorporated in the cell library. We show the effectiveness of the tool chain by using it to automatically synthesize the layouts, from RT level Verilog specifications, of both the DES and AES encryption ICs in 90nm CMOS. In each case, we present experimental data to demonstrate DPA attack resistance and area, power and performance overhead and compare these with circuits synthesized in another differential logic called MDPL as well as standard CMOS synthesis results.
{"title":"Automated Synthesis of Differential Power Attack Resistant Integrated Circuits","authors":"Nikhil N. Gohil, R. Vemuri","doi":"10.1109/NAECON46414.2019.9057882","DOIUrl":"https://doi.org/10.1109/NAECON46414.2019.9057882","url":null,"abstract":"Differential Power Analysis (DPA) attacks were shown to be effective in recovering the secret key information from a variety cryptographic systems. In response, several design methods, ranging from the cell level to the algorithmic level, have been proposed to defend against DPA attacks. Cell level solutions depend on DPA resistant cell designs which attempt to minimize power variance during transitions while minimizing area and power consumption. In this paper, we discuss how a differential circuit design style is incorporated into a COTS tool set, resulting in a fully automated synthesis system DPA resistant integrated circuits. Based on the Secure Differential Multiplexer Logic (SDMLp), this system can be used to synthesize complete cryptographic processors which provide strong defense against DPA while minimizing area and power overhead. We discuss how both combinational and sequential cells are incorporated in the cell library. We show the effectiveness of the tool chain by using it to automatically synthesize the layouts, from RT level Verilog specifications, of both the DES and AES encryption ICs in 90nm CMOS. In each case, we present experimental data to demonstrate DPA attack resistance and area, power and performance overhead and compare these with circuits synthesized in another differential logic called MDPL as well as standard CMOS synthesis results.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134372959","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：