Purpose The purpose of this paper is to carry out a detailed analysis of two port converter fed by Solar and wind sources during different operational modes by small signal modelling. The converter is fully characterized and simulated using Matlab/Simulink. The voltage and current waveforms along with their corresponding expressions describing the converter operation are presented in detail. Then the DC-averaged equivalent topology is derived using circuit averaging technique. A complete derivation of the power stage transfer functions relevant to the capacitor voltage loop, such as capacitor voltage to solar voltage and inductor current to wind input voltage is obtained. Design/methodology/approach Stability analysis is used to analyze the small deviations around the steady-state operating point which helps in modeling the closed loop converter parameters. This paper presents the analysis, modeling and control of two port Cuk-buck converter topology. Findings Based on the results, a control strategy is designed to manage the energy flow within the system. A lab-level prototype for Cuk-buck converter with PWM controller is implemented and tested under various input conditions to study the performance of the converter during seasonal changes. The simulation and experimental results showed that effective operation and control strategy of the hybrid power supply system managed to be achieved alongside its feasible outputs. Practical implications This analysis can be extended to all power electronic converters and will be useful for the design of controllers. Social implications An appropriate control design plays a key role in enhancing the overall performance of the system. Hence, this paper is intended to present in detail the small signal modeling of the Cuk-buck converter along with the control design for all the switching modes. Originality/value Though this type of converter topology has been discussed widely in literature, very scarce literature is available related to modeling and control design of the converter. A state-space averaging model of the converter followed by a type-II compensator design is described, and prototype design and experimental results are also presented.
{"title":"Stability analysis of two port renewable energy interface for telecom applications","authors":"R. V., Margaret Amutha W.","doi":"10.1108/cw-12-2021-0303","DOIUrl":"https://doi.org/10.1108/cw-12-2021-0303","url":null,"abstract":"\u0000Purpose\u0000The purpose of this paper is to carry out a detailed analysis of two port converter fed by Solar and wind sources during different operational modes by small signal modelling. The converter is fully characterized and simulated using Matlab/Simulink. The voltage and current waveforms along with their corresponding expressions describing the converter operation are presented in detail. Then the DC-averaged equivalent topology is derived using circuit averaging technique. A complete derivation of the power stage transfer functions relevant to the capacitor voltage loop, such as capacitor voltage to solar voltage and inductor current to wind input voltage is obtained.\u0000\u0000\u0000Design/methodology/approach\u0000Stability analysis is used to analyze the small deviations around the steady-state operating point which helps in modeling the closed loop converter parameters. This paper presents the analysis, modeling and control of two port Cuk-buck converter topology.\u0000\u0000\u0000Findings\u0000Based on the results, a control strategy is designed to manage the energy flow within the system. A lab-level prototype for Cuk-buck converter with PWM controller is implemented and tested under various input conditions to study the performance of the converter during seasonal changes. The simulation and experimental results showed that effective operation and control strategy of the hybrid power supply system managed to be achieved alongside its feasible outputs.\u0000\u0000\u0000Practical implications\u0000This analysis can be extended to all power electronic converters and will be useful for the design of controllers.\u0000\u0000\u0000Social implications\u0000An appropriate control design plays a key role in enhancing the overall performance of the system. Hence, this paper is intended to present in detail the small signal modeling of the Cuk-buck converter along with the control design for all the switching modes.\u0000\u0000\u0000Originality/value\u0000Though this type of converter topology has been discussed widely in literature, very scarce literature is available related to modeling and control design of the converter. A state-space averaging model of the converter followed by a type-II compensator design is described, and prototype design and experimental results are also presented.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"41737373","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose These implementations not only generate excessive voltage levels to enhance the quality of power but also include a detailed investigating of the various modulation methods and control schemes for multilevel inverter (MLI) topologies. Reduced harmonic modulation technology is used to produce 11-level output voltage with the production of renewable energy applications. The simulation is done in the MATLAB/Simulink for 11-level symmetric MLI and is correlated with the conventional inverter design. Design/methodology/approach This paper is focused on investigating the different types of asymmetric, symmetric and hybrid topologies and control methods used for the modular multilevel inverter (MMI) operation. Classical MLI configurations are affected by performance issues such as poor power quality, uneconomic structure and low efficiency. Findings The variations in both carrier and reference signals and their performance are analyzed for the proposed inverter topologies. The simulation result compares unipolar and bipolar pulse-width modulation (PWM) techniques with total harmonic distortion (THD) results. The solar-fed 11-level MMI is controlled using various modulation strategies, which are connected to marine emergency lighting loads. Various modulation techniques are used to control the solar-fed 11-level MMI, which is connected to marine emergency lighting loads. The entire hardware system is controlled by using SPARTAN 3A field programmable gate array (FPGA) board and the least harmonics are obtained by improving the power quality. Originality/value The simulation result compares unipolar and bipolar PWM techniques with THD results. Various modulation techniques are used to control the solar-fed 11-level MMI, which is connected to marine emergency lighting loads. The entire hardware system is controlled by a SPARTAN 3A field programmable gate array (FPGA) board, and the power quality is improved to achieve the lowest harmonics possible.
{"title":"Review and design of modular multilevel inverter with modified multicarrier PWM techniques for solar PV applications","authors":"C. Gnanavel, K. Vanchinathan","doi":"10.1108/cw-06-2021-0162","DOIUrl":"https://doi.org/10.1108/cw-06-2021-0162","url":null,"abstract":"\u0000Purpose\u0000These implementations not only generate excessive voltage levels to enhance the quality of power but also include a detailed investigating of the various modulation methods and control schemes for multilevel inverter (MLI) topologies. Reduced harmonic modulation technology is used to produce 11-level output voltage with the production of renewable energy applications. The simulation is done in the MATLAB/Simulink for 11-level symmetric MLI and is correlated with the conventional inverter design.\u0000\u0000\u0000Design/methodology/approach\u0000This paper is focused on investigating the different types of asymmetric, symmetric and hybrid topologies and control methods used for the modular multilevel inverter (MMI) operation. Classical MLI configurations are affected by performance issues such as poor power quality, uneconomic structure and low efficiency.\u0000\u0000\u0000Findings\u0000The variations in both carrier and reference signals and their performance are analyzed for the proposed inverter topologies. The simulation result compares unipolar and bipolar pulse-width modulation (PWM) techniques with total harmonic distortion (THD) results. The solar-fed 11-level MMI is controlled using various modulation strategies, which are connected to marine emergency lighting loads. Various modulation techniques are used to control the solar-fed 11-level MMI, which is connected to marine emergency lighting loads. The entire hardware system is controlled by using SPARTAN 3A field programmable gate array (FPGA) board and the least harmonics are obtained by improving the power quality.\u0000\u0000\u0000Originality/value\u0000The simulation result compares unipolar and bipolar PWM techniques with THD results. Various modulation techniques are used to control the solar-fed 11-level MMI, which is connected to marine emergency lighting loads. The entire hardware system is controlled by a SPARTAN 3A field programmable gate array (FPGA) board, and the power quality is improved to achieve the lowest harmonics possible.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"41414547","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose The wireless power transmission (WPT) system with an embedded coil will achieve a more flexible charging operation and higher system efficiency. However, the comprehensive analysis considering cross-coupling for WPT with embedded coil is rarely investigated. This study aims to improve the system efficiency of WPT with the embedded coil based on circuit analysis and optimization of embedded coil loops. Design/methodology/approach The circuit model of WPT system with the non-resonant compensated embedded coil is developed by taking the cross-coupling of all coils and the circuit compensation degree of the embedded coil into consideration. On the basis of system characteristics analysis, optimization of embedded coil position and non-resonant compensation are proposed to improve the efficiency of WPT system with embedded coil. Experimental studies demonstrate the correctness of theoretical research. Findings The WPT system with embedded coil designed by optimizing the position and non-resonant compensation achieves higher efficiency than those of the system with two-coil mode and the three-coil system with a resonant compensated embedded coil. Practical implications A WPT system with embedded coil could be more efficient by using a non-resonant compensated coil embedded into the buffer material of the storage box for sophisticated electrical equipment. Originality/value The cross-coupling between all coils is considered in circuit analysis for WPT system with embedded coil. Optimization of the position and non-resonant compensation of embedded coil achieves higher efficiency.
{"title":"Research on circuit analysis and optimization of wireless power transmission system with embedded coil","authors":"Han Liu, Guojin Yang, Rong Wang","doi":"10.1108/cw-12-2021-0325","DOIUrl":"https://doi.org/10.1108/cw-12-2021-0325","url":null,"abstract":"\u0000Purpose\u0000The wireless power transmission (WPT) system with an embedded coil will achieve a more flexible charging operation and higher system efficiency. However, the comprehensive analysis considering cross-coupling for WPT with embedded coil is rarely investigated. This study aims to improve the system efficiency of WPT with the embedded coil based on circuit analysis and optimization of embedded coil loops.\u0000\u0000\u0000Design/methodology/approach\u0000The circuit model of WPT system with the non-resonant compensated embedded coil is developed by taking the cross-coupling of all coils and the circuit compensation degree of the embedded coil into consideration. On the basis of system characteristics analysis, optimization of embedded coil position and non-resonant compensation are proposed to improve the efficiency of WPT system with embedded coil. Experimental studies demonstrate the correctness of theoretical research.\u0000\u0000\u0000Findings\u0000The WPT system with embedded coil designed by optimizing the position and non-resonant compensation achieves higher efficiency than those of the system with two-coil mode and the three-coil system with a resonant compensated embedded coil.\u0000\u0000\u0000Practical implications\u0000A WPT system with embedded coil could be more efficient by using a non-resonant compensated coil embedded into the buffer material of the storage box for sophisticated electrical equipment.\u0000\u0000\u0000Originality/value\u0000The cross-coupling between all coils is considered in circuit analysis for WPT system with embedded coil. Optimization of the position and non-resonant compensation of embedded coil achieves higher efficiency.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"43451880","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose The purpose of this study is to eliminate voltage harmonics and instantly measure the positive sequence fundamental voltage during unbalanced grid conditions, the dual second-order generalized integrator-phase locked loop used in series hybrid filter structures is often used in grid synchronisation in three-phase networks. The preferred series active hybrid power filter simultaneously compensates for voltage balancing and current harmonics generated by non-linear loads. Design/methodology/approach This paper examines the use of renewable energy–based microgrid (MG) to support linear and non-linear loads. It is capable of synchronising with both the utility and the diesel generator unit. Power is transferred from the grid throughout a stable grid situation with minimum renewable energy generation and maximum load demand. It synchronises with diesel generator set to supply the load and form an AC MG during outages and minimum renewable power generation. In islanded and grid-connected mode, the voltage and power quality issues of the MG are controlled by static synchronous compensator and series hybrid filter. Findings Because of the presence of non-linear loads, reactive loads in the distribution system and the injection of wind power into the grid integrated system result power quality issues like current harmonics, voltage fluctuations, reactive power demand, etc. Originality/value The voltage at the load (linear and non-linear) is regulated, and the power factor and total harmonic distortions were improved with the help of the series hybrid filter.
{"title":"Comparative analysis of dual second-order generalized integrator-phase locked loop based series hybrid filter and static synchronous compensator for load voltage compensation and power quality improvement with grid synchronization in islanded microgrid","authors":"Vasantharaj Subramanian, Indragandhi Vairavasundaram","doi":"10.1108/cw-05-2021-0157","DOIUrl":"https://doi.org/10.1108/cw-05-2021-0157","url":null,"abstract":"\u0000Purpose\u0000The purpose of this study is to eliminate voltage harmonics and instantly measure the positive sequence fundamental voltage during unbalanced grid conditions, the dual second-order generalized integrator-phase locked loop used in series hybrid filter structures is often used in grid synchronisation in three-phase networks. The preferred series active hybrid power filter simultaneously compensates for voltage balancing and current harmonics generated by non-linear loads.\u0000\u0000\u0000Design/methodology/approach\u0000This paper examines the use of renewable energy–based microgrid (MG) to support linear and non-linear loads. It is capable of synchronising with both the utility and the diesel generator unit. Power is transferred from the grid throughout a stable grid situation with minimum renewable energy generation and maximum load demand. It synchronises with diesel generator set to supply the load and form an AC MG during outages and minimum renewable power generation. In islanded and grid-connected mode, the voltage and power quality issues of the MG are controlled by static synchronous compensator and series hybrid filter.\u0000\u0000\u0000Findings\u0000Because of the presence of non-linear loads, reactive loads in the distribution system and the injection of wind power into the grid integrated system result power quality issues like current harmonics, voltage fluctuations, reactive power demand, etc.\u0000\u0000\u0000Originality/value\u0000The voltage at the load (linear and non-linear) is regulated, and the power factor and total harmonic distortions were improved with the help of the series hybrid filter.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"42799183","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose The aim of this research study is to mitigate shading impact on solar photovoltaic array. Photovoltaic (PV) array when getting shaded not only results in appreciable power loss but also exhibits multiple power peaks. Due to these multiple power peaks, the maximum power point tracking (MPPT) controllers’ performance will be affected, as most of the times it ends up in tracking the local maximum power peak and not the global power peak. Design/methodology/approach The PV panels in an PV array when getting shaded even partially would result in huge power loss. The pattern of shading also plays a crucial role, as it renders a cascaded impact on the overall power output because the cells/panels are connected in series and are parallel. Therefore, during shading, intelligent schemes are needed to appropriately connect and discard the unhealthy and healthy panels in right place with right combination. This research proposes one such scheme to mitigate the shading impact. Findings To mitigate the shading impact and also to have a smooth power-voltage (P-V) curve, a new series inducing switching scheme is introduced. The proposed scheme not only mitigates the shading impact and enhances the output power but also smoothens the P-V curve that facilitates the MPPTs to track the P-V appropriately. Originality/value The research findings are inventive in nature and not copied work. The reference works and the inspirations have been duly cited and credited.
{"title":"Intelligent series inducing switching scheme (ISISS) to enhance power delivery in shaded photovoltaic array","authors":"S. Vadivel, B. C.S., S. R, Tarana Kaovasia","doi":"10.1108/cw-09-2021-0248","DOIUrl":"https://doi.org/10.1108/cw-09-2021-0248","url":null,"abstract":"\u0000Purpose\u0000The aim of this research study is to mitigate shading impact on solar photovoltaic array. Photovoltaic (PV) array when getting shaded not only results in appreciable power loss but also exhibits multiple power peaks. Due to these multiple power peaks, the maximum power point tracking (MPPT) controllers’ performance will be affected, as most of the times it ends up in tracking the local maximum power peak and not the global power peak.\u0000\u0000\u0000Design/methodology/approach\u0000The PV panels in an PV array when getting shaded even partially would result in huge power loss. The pattern of shading also plays a crucial role, as it renders a cascaded impact on the overall power output because the cells/panels are connected in series and are parallel. Therefore, during shading, intelligent schemes are needed to appropriately connect and discard the unhealthy and healthy panels in right place with right combination. This research proposes one such scheme to mitigate the shading impact.\u0000\u0000\u0000Findings\u0000To mitigate the shading impact and also to have a smooth power-voltage (P-V) curve, a new series inducing switching scheme is introduced. The proposed scheme not only mitigates the shading impact and enhances the output power but also smoothens the P-V curve that facilitates the MPPTs to track the P-V appropriately.\u0000\u0000\u0000Originality/value\u0000The research findings are inventive in nature and not copied work. The reference works and the inspirations have been duly cited and credited.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-05-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"45591790","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose This paper aims to present the design and implementation of a new general-purpose single-phase buck-type inverter. Design/methodology/approach The operation of the proposed inverter is based on the general-purpose buck converter. The proposed buck-type inverter topology is designed with reduced numbers of passive and active elements to minimize design cost and complexity. Also, an efficient hybrid control technique based on the proportional‐integral‐derivative (PID) supported by open-loop control signal is offered for the control of the proposed inverter. The proposed hybrid control method improves the performance of the PID controller during the change of inverter operation parameters. A close to single-phase sine wave output voltage with low total harmonic distortion (THD) can be produced by the proposed inverter in a wide range of voltage and frequency lower than the inverter input voltage value. Findings Simulation and experimental test studies are applied to the proposed inverter. The experimental laboratory setup is built for 0–50 Hz, 0–100 Vp, 0.5 kW. Both the simulation and the experimental test results show that the single-phase inverter can produce close to sine wave output voltage with THD level under 5% in a wide range of frequency for various operating conditions and for different loads. Originality/value In this paper, a new topology and a new hybrid control technique that are patented by the corresponding author are implemented for a single-phase buck-type inverter through a scientific project. The operating results of the study reveal the efficient operating capability with a simple topology structure.
{"title":"Design and implementation of a single-phase buck-type inverter via an efficient hybrid control technique","authors":"F. Yalçın, U. Arifoglu, İ. Yazıcı","doi":"10.1108/cw-08-2021-0212","DOIUrl":"https://doi.org/10.1108/cw-08-2021-0212","url":null,"abstract":"\u0000Purpose\u0000This paper aims to present the design and implementation of a new general-purpose single-phase buck-type inverter.\u0000\u0000\u0000Design/methodology/approach\u0000The operation of the proposed inverter is based on the general-purpose buck converter. The proposed buck-type inverter topology is designed with reduced numbers of passive and active elements to minimize design cost and complexity. Also, an efficient hybrid control technique based on the proportional‐integral‐derivative (PID) supported by open-loop control signal is offered for the control of the proposed inverter. The proposed hybrid control method improves the performance of the PID controller during the change of inverter operation parameters. A close to single-phase sine wave output voltage with low total harmonic distortion (THD) can be produced by the proposed inverter in a wide range of voltage and frequency lower than the inverter input voltage value.\u0000\u0000\u0000Findings\u0000Simulation and experimental test studies are applied to the proposed inverter. The experimental laboratory setup is built for 0–50 Hz, 0–100 Vp, 0.5 kW. Both the simulation and the experimental test results show that the single-phase inverter can produce close to sine wave output voltage with THD level under 5% in a wide range of frequency for various operating conditions and for different loads.\u0000\u0000\u0000Originality/value\u0000In this paper, a new topology and a new hybrid control technique that are patented by the corresponding author are implemented for a single-phase buck-type inverter through a scientific project. The operating results of the study reveal the efficient operating capability with a simple topology structure.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"43115783","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose The purpose of the study is distributed generation planning in a radial delivery framework to identify an appropriate location with a suitable rating of DG units energized by renewable energy resources to scale back the power loss and to recover the voltage levels. Though several algorithms have already been proposed through the target of power loss reduction and voltage stability enhancement, further optimization of the objectives is improved by using a combination of heuristic algorithms like DE and particle swarm optimization (PSO). Design/methodology/approach The identification of the candidate buses for the location of DG units and optimal rating of DG units is found by a combined differential evolution (DE) and PSO algorithm. In the combined strategy of DE and PSO, the key merits of both algorithms are combined. The DE algorithm prevents the individuals from getting trapped into the local optimum, thereby providing efficient global optimization. At the same time, PSO provides a fast convergence rate by providing the best particle among the entire iteration to obtain the best fitness value. Findings The proposed DE-PSO takes advantage of the global optimization of DE and the convergence rate of PSO. The different case studies of multiple DG types are carried out for the suggested procedure for the 33- and 69-bus radial delivery frameworks and a real 16-bus distribution substation in Tamil Nadu to show the effectiveness of the proposed methodology and distribution system performance. From the obtained results, there is a substantial decrease in the power loss and an improvement of voltage levels across all the buses of the system, thereby maintaining the distribution system within the framework of system operation and safety constraints. Originality/value A comparison of an equivalent system with the DE, PSO algorithm when used separately and other algorithms available in literature shows that the proposed method results in an improved performance in terms of the convergence rate and objective function values. Finally, an economic benefit analysis is performed if a photo-voltaic based DG unit is allocated in the considered test systems.
{"title":"Optimal location and sizing of various DG units in real distribution substation using heuristic approach","authors":"Merlin Sajini M.L., S. S, M. S.","doi":"10.1108/cw-06-2021-0183","DOIUrl":"https://doi.org/10.1108/cw-06-2021-0183","url":null,"abstract":"\u0000Purpose\u0000The purpose of the study is distributed generation planning in a radial delivery framework to identify an appropriate location with a suitable rating of DG units energized by renewable energy resources to scale back the power loss and to recover the voltage levels. Though several algorithms have already been proposed through the target of power loss reduction and voltage stability enhancement, further optimization of the objectives is improved by using a combination of heuristic algorithms like DE and particle swarm optimization (PSO).\u0000\u0000\u0000Design/methodology/approach\u0000The identification of the candidate buses for the location of DG units and optimal rating of DG units is found by a combined differential evolution (DE) and PSO algorithm. In the combined strategy of DE and PSO, the key merits of both algorithms are combined. The DE algorithm prevents the individuals from getting trapped into the local optimum, thereby providing efficient global optimization. At the same time, PSO provides a fast convergence rate by providing the best particle among the entire iteration to obtain the best fitness value.\u0000\u0000\u0000Findings\u0000The proposed DE-PSO takes advantage of the global optimization of DE and the convergence rate of PSO. The different case studies of multiple DG types are carried out for the suggested procedure for the 33- and 69-bus radial delivery frameworks and a real 16-bus distribution substation in Tamil Nadu to show the effectiveness of the proposed methodology and distribution system performance. From the obtained results, there is a substantial decrease in the power loss and an improvement of voltage levels across all the buses of the system, thereby maintaining the distribution system within the framework of system operation and safety constraints.\u0000\u0000\u0000Originality/value\u0000A comparison of an equivalent system with the DE, PSO algorithm when used separately and other algorithms available in literature shows that the proposed method results in an improved performance in terms of the convergence rate and objective function values. Finally, an economic benefit analysis is performed if a photo-voltaic based DG unit is allocated in the considered test systems.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"42523884","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose This paper aims to implement a novel design of approximate comparator which can be suitable for image processing applications. Design/methodology/approach Here, the N-bit approximate comparator is implemented by taking reference of N as 2-, 4- and 8-bit. The design analyses the fractional change in error to bit in several bit formats. The final implementation of approximate comparator design application compares the structural similarity index, colour test and extraction of an image to the results. Findings The novel approximate comparator was designed using 2-, 4- and 8-bit to explore N-bit comparator expressions. The implementation, computations, evaluation of errors, applications and the design constraints were executed using Python and Synopsys, respectively. The computations, evaluation of errors, applications and the design constraints were executed using Python and Synopsys, respectively. Originality/value This paper presents the N-bit accurate and approximate comparator which is novel over the existing design of comparators.
{"title":"A novel design of N-bit approximate comparator for image processing applications","authors":"Naresh Kattekola, S. Majumdar","doi":"10.1108/cw-09-2020-0219","DOIUrl":"https://doi.org/10.1108/cw-09-2020-0219","url":null,"abstract":"\u0000Purpose\u0000This paper aims to implement a novel design of approximate comparator which can be suitable for image processing applications.\u0000\u0000\u0000Design/methodology/approach\u0000Here, the N-bit approximate comparator is implemented by taking reference of N as 2-, 4- and 8-bit. The design analyses the fractional change in error to bit in several bit formats. The final implementation of approximate comparator design application compares the structural similarity index, colour test and extraction of an image to the results.\u0000\u0000\u0000Findings\u0000The novel approximate comparator was designed using 2-, 4- and 8-bit to explore N-bit comparator expressions. The implementation, computations, evaluation of errors, applications and the design constraints were executed using Python and Synopsys, respectively. The computations, evaluation of errors, applications and the design constraints were executed using Python and Synopsys, respectively.\u0000\u0000\u0000Originality/value\u0000This paper presents the N-bit accurate and approximate comparator which is novel over the existing design of comparators.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-05-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"47506021","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Zuanbo Zhou, Wenxin Yu, Junnian Wang, Yanming Zhao, Meiting Liu
Purpose With the development of integrated circuit and communication technology, digital secure communication has become a research hotspot. This paper aims to design a five-dimensional fractional-order chaotic secure communication circuit with sliding mode synchronous based on microcontroller (MCU). Design/methodology/approach First, a five-dimensional fractional-order chaotic system for encryption is constructed. The approximate numerical solution of fractional-order chaotic system is calculated by Adomian decomposition method, and the phase diagram is obtained. Then, combined with the complexity and 0–1 test algorithm, the parameters of fractional-order chaotic system for encryption are selected. In addition, a sliding mode controller based on the new reaching law is constructed, and its stability is proved. The chaotic system can be synchronized in a short time by using sliding mode control synchronization. Findings The electronic circuit is implemented to verify the feasibility and effectiveness of the designed scheme. Originality/value It is feasible to realize fractional-order chaotic secure communication using MCU, and further reducing the synchronization error is the focus of future work.
{"title":"Design of a fractional-order chaotic secure communication circuit based on sliding mode theory and microcontroller","authors":"Zuanbo Zhou, Wenxin Yu, Junnian Wang, Yanming Zhao, Meiting Liu","doi":"10.1108/cw-03-2021-0078","DOIUrl":"https://doi.org/10.1108/cw-03-2021-0078","url":null,"abstract":"\u0000Purpose\u0000With the development of integrated circuit and communication technology, digital secure communication has become a research hotspot. This paper aims to design a five-dimensional fractional-order chaotic secure communication circuit with sliding mode synchronous based on microcontroller (MCU).\u0000\u0000\u0000Design/methodology/approach\u0000First, a five-dimensional fractional-order chaotic system for encryption is constructed. The approximate numerical solution of fractional-order chaotic system is calculated by Adomian decomposition method, and the phase diagram is obtained. Then, combined with the complexity and 0–1 test algorithm, the parameters of fractional-order chaotic system for encryption are selected. In addition, a sliding mode controller based on the new reaching law is constructed, and its stability is proved. The chaotic system can be synchronized in a short time by using sliding mode control synchronization.\u0000\u0000\u0000Findings\u0000The electronic circuit is implemented to verify the feasibility and effectiveness of the designed scheme.\u0000\u0000\u0000Originality/value\u0000It is feasible to realize fractional-order chaotic secure communication using MCU, and further reducing the synchronization error is the focus of future work.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":"58 10","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-04-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"41263723","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Purpose This paper aims to clarify voltage sourced converter’s (VSC’s) influence rules on the alternating current (AC) short-circuit current and identify the key factors, so as to propose the short-circuit current suppression strategy. Design/methodology/approach This paper investigates the key factors which impact the short-circuit current supplied by the VSC based on the equivalent current source model. This study shows that the phase of the VSC equivalent current source is mainly affected by the type of fault, whereas the amplitude is mainly decided by the control mode, the amplitude limiter and the electrical distance. Based on the above influence mechanism, the dynamic limiter with short-circuit current limiting function is designed. The theoretical analysis is verified by simulations on PSCAD. Findings The short-circuit current feeding from VSC is closely related to the control mode and control parameters of the VSC, fault type at AC side and the electrical distance of the fault point. The proposed dynamic limiter can make VSC absorb more reactive power to suppress the short-circuit current. Research limitations/implications The dynamic limiter proposed in this paper is limited to suppress three-phase short-circuit fault current. The future work will focus more on improving and extending the dynamic limiter to the fault current suppression application in other fault scenarios. Practical implications The research results provide a reference for the design of protection system. Originality/value The key influence factors are conducive to put forward the measures to suppress the fault current, eliminate the risk of short-circuit current exceeding the standard and reduce the difficulty of protection design.
{"title":"Analysis of the influence factors of VSC–HVDC on AC three-phase short-circuit current level","authors":"Jingbo Zhao, Yan Tao, Zhiming Sun","doi":"10.1108/cw-07-2021-0185","DOIUrl":"https://doi.org/10.1108/cw-07-2021-0185","url":null,"abstract":"\u0000Purpose\u0000This paper aims to clarify voltage sourced converter’s (VSC’s) influence rules on the alternating current (AC) short-circuit current and identify the key factors, so as to propose the short-circuit current suppression strategy.\u0000\u0000\u0000Design/methodology/approach\u0000This paper investigates the key factors which impact the short-circuit current supplied by the VSC based on the equivalent current source model. This study shows that the phase of the VSC equivalent current source is mainly affected by the type of fault, whereas the amplitude is mainly decided by the control mode, the amplitude limiter and the electrical distance. Based on the above influence mechanism, the dynamic limiter with short-circuit current limiting function is designed. The theoretical analysis is verified by simulations on PSCAD.\u0000\u0000\u0000Findings\u0000The short-circuit current feeding from VSC is closely related to the control mode and control parameters of the VSC, fault type at AC side and the electrical distance of the fault point. The proposed dynamic limiter can make VSC absorb more reactive power to suppress the short-circuit current.\u0000\u0000\u0000Research limitations/implications\u0000The dynamic limiter proposed in this paper is limited to suppress three-phase short-circuit fault current. The future work will focus more on improving and extending the dynamic limiter to the fault current suppression application in other fault scenarios.\u0000\u0000\u0000Practical implications\u0000The research results provide a reference for the design of protection system.\u0000\u0000\u0000Originality/value\u0000The key influence factors are conducive to put forward the measures to suppress the fault current, eliminate the risk of short-circuit current exceeding the standard and reduce the difficulty of protection design.\u0000","PeriodicalId":50693,"journal":{"name":"Circuit World","volume":" ","pages":""},"PeriodicalIF":0.9,"publicationDate":"2022-04-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"47682331","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：