首页 > 最新文献

2009 Asian Test Symposium最新文献

英文 中文
A Practical Approach to Threshold Test Generation for Error Tolerant Circuits 容错电路阈值测试生成的一种实用方法
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.19
H. Ichihara, Kenta Sutoh, Yuki Yoshikawa, Tomoo Inoue
Threshold testing, which is an LSI testing method based on the acceptability of faults, is effective in yield enhancement of LSIs and selective hardening for LSI systems. In this paper, we propose test generation models for threshold test generation. Using the proposed models, we can efficiently identify acceptable faults and generate test patterns for unacceptable faults with a general test generation algorithm, i.e., without a test generation algorithm specialized for threshold testing. Experimental results show that our approach is practically effective.
阈值测试是一种基于故障可接受性的大规模集成电路测试方法,对提高大规模集成电路的良率和系统的选择性硬化是有效的。本文提出了阈值测试生成的测试生成模型。使用所提出的模型,我们可以有效地识别可接受的故障,并使用一般的测试生成算法为不可接受的故障生成测试模式,也就是说,不需要专门用于阈值测试的测试生成算法。实验结果表明,该方法是有效的。
{"title":"A Practical Approach to Threshold Test Generation for Error Tolerant Circuits","authors":"H. Ichihara, Kenta Sutoh, Yuki Yoshikawa, Tomoo Inoue","doi":"10.1109/ATS.2009.19","DOIUrl":"https://doi.org/10.1109/ATS.2009.19","url":null,"abstract":"Threshold testing, which is an LSI testing method based on the acceptability of faults, is effective in yield enhancement of LSIs and selective hardening for LSI systems. In this paper, we propose test generation models for threshold test generation. Using the proposed models, we can efficiently identify acceptable faults and generate test patterns for unacceptable faults with a general test generation algorithm, i.e., without a test generation algorithm specialized for threshold testing. Experimental results show that our approach is practically effective.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115001150","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors 嵌入式数字信号处理器基于软件的有效自检方法
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.30
Jun-Jie Zhu, Wen-Ching Lin, Jheng-Hao Ye, Ming-Der Shieh
Embedded processors are ubiquitous in today’s system-on-chip design. In addition to designing digital signal processors (DSPs) for various applications, developing efficient test methods with little overhead and desired fault coverage for DSPs are also crucial and practical. Compared with the scan-based test methods, the software-based self-test (SBST) method does not suffer from area overhead and performance degradation, and can provide at-speed test for DSPs with the potential drawbacks of lower fault coverage and a larger amount of test vectors. This paper explores techniques to improve the fault coverage of SBST methods for the developed DSP core with instructions fully compatible with those of the TI TMS320C54x. Experimental results exhibit that applying the developed SBST test flow obtains more than 96% fault coverage for our DSP core, which is higher than the reported values in related works.
嵌入式处理器在当今的片上系统设计中无处不在。除了为各种应用设计数字信号处理器(dsp)外,为dsp开发开销小且期望故障覆盖的有效测试方法也至关重要和实用。与基于扫描的测试方法相比,基于软件的自检(SBST)方法不受面积开销和性能下降的影响,可以为故障覆盖率低、测试向量量大的dsp提供高速测试。本文探讨了在与TI TMS320C54x指令完全兼容的DSP内核上提高SBST方法故障覆盖率的技术。实验结果表明,采用所开发的SBST测试流程,DSP核心的故障覆盖率达到96%以上,高于相关文献的报道值。
{"title":"Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors","authors":"Jun-Jie Zhu, Wen-Ching Lin, Jheng-Hao Ye, Ming-Der Shieh","doi":"10.1109/ATS.2009.30","DOIUrl":"https://doi.org/10.1109/ATS.2009.30","url":null,"abstract":"Embedded processors are ubiquitous in today’s system-on-chip design. In addition to designing digital signal processors (DSPs) for various applications, developing efficient test methods with little overhead and desired fault coverage for DSPs are also crucial and practical. Compared with the scan-based test methods, the software-based self-test (SBST) method does not suffer from area overhead and performance degradation, and can provide at-speed test for DSPs with the potential drawbacks of lower fault coverage and a larger amount of test vectors. This paper explores techniques to improve the fault coverage of SBST methods for the developed DSP core with instructions fully compatible with those of the TI TMS320C54x. Experimental results exhibit that applying the developed SBST test flow obtains more than 96% fault coverage for our DSP core, which is higher than the reported values in related works.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116934929","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs? 为什么传统的ATPG不足以用于先进的低功耗设计?
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.80
K. Chakravadhanula, V. Chickermane, B. Keller, Patrick R. Gallagher, A. Uzzaman
Designs using advanced low power techniques like Multi- Supply Multi-Voltage and Power Shutoff bring with them a new set of challenges that manufacturing test must deal with carefully. These designs have low power components – isolation cells, retention flops, level shifters, power switches, etc., – that must be tested not only structurally but also addressing their behavior across multiple power modes. This paper describes the challenges in testing the key low power components and proposes novel solutions. The defective behavior of state retention logic is modeled to enable fault grading. ATPG modeling of defective behavior of isolation logic and level shifters is described for designs that support multiple supply voltages and power shutoff. The solutions are supported by experimental results on industrial designs.
采用先进的低功耗技术的设计,如多电源多电压和电源关闭带来了一系列新的挑战,制造测试必须谨慎处理。这些设计具有低功耗组件-隔离单元,保持触发器,电平移位器,电源开关等-不仅必须进行结构测试,而且必须解决其在多种功率模式下的行为。本文描述了测试关键低功耗元件所面临的挑战,并提出了新的解决方案。对状态保持逻辑的缺陷行为进行建模以实现故障分级。描述了支持多电源电压和电源关闭的设计中隔离逻辑和电平移位器缺陷行为的ATPG建模。工业设计的实验结果支持了这些解决方案。
{"title":"Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?","authors":"K. Chakravadhanula, V. Chickermane, B. Keller, Patrick R. Gallagher, A. Uzzaman","doi":"10.1109/ATS.2009.80","DOIUrl":"https://doi.org/10.1109/ATS.2009.80","url":null,"abstract":"Designs using advanced low power techniques like Multi- Supply Multi-Voltage and Power Shutoff bring with them a new set of challenges that manufacturing test must deal with carefully. These designs have low power components – isolation cells, retention flops, level shifters, power switches, etc., – that must be tested not only structurally but also addressing their behavior across multiple power modes. This paper describes the challenges in testing the key low power components and proposes novel solutions. The defective behavior of state retention logic is modeled to enable fault grading. ATPG modeling of defective behavior of isolation logic and level shifters is described for designs that support multiple supply voltages and power shutoff. The solutions are supported by experimental results on industrial designs.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"35 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121359501","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A Low-Cost Output Response Analyzer for the Built-in-Self-Test Σ-Δ Modulator Based on the Controlled Sine Wave Fitting Method 基于可控正弦波拟合方法的嵌入式自检Σ-Δ调制器低成本输出响应分析仪
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.88
Shao-Feng Hung, Hao-Chiao Hong, Sheng-Chuan Liang
This paper proposes a low-cost output response analyzer (ORA) for the built-in-self-test (BIST) Σ-Δ ADC based on the controlled sine wave fitting (CSWF) method. The ADC under test (AUT) is composed of a design-for-digital-testability (DfDT) second-order Σ-Δ modulator and a decimation filter. The CSWF BIST procedure requests an ORA to accept the output of the AUT and calculates the offset, the amplitude of the stimulus tone response, and the total-harmonic-distortion-and-noise (THD+N) power in three successive BIST steps respectively. Each BIST step needs an accumulator to conduct the specified BIST function. By sharing an accumulator for every BIST step, the proposed ORA design contains only 1.9k gates without loss of computational accuracy. The hardware is only 34% of the original design. Simulation results show that the proposed ORA presents accurate SNDR results for the 1 kHz tests.
本文提出了一种基于可控正弦波拟合(CSWF)方法的低成本输出响应分析仪(ORA),用于内置自检(BIST) Σ-Δ ADC。被测ADC (AUT)由数字可测试性设计(DfDT)二阶Σ-Δ调制器和抽取滤波器组成。CSWF BIST程序要求ORA接受AUT的输出,并分别在三个连续的BIST步骤中计算偏移量、刺激音响应的幅度和总谐波失真和噪声(THD+N)功率。每个BIST步骤都需要一个累加器来执行指定的BIST函数。通过为每个BIST步骤共享一个累加器,所提出的ORA设计在不损失计算精度的情况下仅包含1.9k个门。硬件只有原始设计的34%。仿真结果表明,该方法在1khz测试条件下具有准确的SNDR结果。
{"title":"A Low-Cost Output Response Analyzer for the Built-in-Self-Test Σ-Δ Modulator Based on the Controlled Sine Wave Fitting Method","authors":"Shao-Feng Hung, Hao-Chiao Hong, Sheng-Chuan Liang","doi":"10.1109/ATS.2009.88","DOIUrl":"https://doi.org/10.1109/ATS.2009.88","url":null,"abstract":"This paper proposes a low-cost output response analyzer (ORA) for the built-in-self-test (BIST) Σ-Δ ADC based on the controlled sine wave fitting (CSWF) method. The ADC under test (AUT) is composed of a design-for-digital-testability (DfDT) second-order Σ-Δ modulator and a decimation filter. The CSWF BIST procedure requests an ORA to accept the output of the AUT and calculates the offset, the amplitude of the stimulus tone response, and the total-harmonic-distortion-and-noise (THD+N) power in three successive BIST steps respectively. Each BIST step needs an accumulator to conduct the specified BIST function. By sharing an accumulator for every BIST step, the proposed ORA design contains only 1.9k gates without loss of computational accuracy. The hardware is only 34% of the original design. Simulation results show that the proposed ORA presents accurate SNDR results for the 1 kHz tests.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125495756","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A Partially-Exhaustive Gate Transition Fault Model 部分穷举门跃迁故障模型
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.62
B. Keller, Dale Meehl, A. Uzzaman, Richard Billings
This paper shows a way to define a partially-exhaustive gate transition fault model for use in catching defects that escape when using more traditional fault models. We define the gate-level transitions ATPG must create for this fault model and how this may catch un-modeled defects. Future work will analyze results of applying tests generated using this fault model against a commercial chip design.
本文给出了一种定义部分穷举门过渡故障模型的方法,用于捕捉在使用更传统的故障模型时遗漏的缺陷。我们定义ATPG必须为这个错误模型创建的门级转换,以及它如何捕获未建模的缺陷。未来的工作将分析使用该故障模型对商业芯片设计进行应用测试的结果。
{"title":"A Partially-Exhaustive Gate Transition Fault Model","authors":"B. Keller, Dale Meehl, A. Uzzaman, Richard Billings","doi":"10.1109/ATS.2009.62","DOIUrl":"https://doi.org/10.1109/ATS.2009.62","url":null,"abstract":"This paper shows a way to define a partially-exhaustive gate transition fault model for use in catching defects that escape when using more traditional fault models. We define the gate-level transitions ATPG must create for this fault model and how this may catch un-modeled defects. Future work will analyze results of applying tests generated using this fault model against a commercial chip design.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129531064","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An Adaptive Test for Parametric Faults Based on Statistical Timing Information 基于统计时序信息的参数故障自适应测试
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.90
Michihiro Shintani, T. Uezono, Tomoyuki Takahashi, Hiroyuki Ueyama, Takashi Sato, K. Hatayama, T. Aikyo, K. Masu
The continuing miniaturization of LSI dimension is causing the increase of process-related variations which significantly affects not only its design turn around time but also its manufacturing yield. Statistical static timing analysis (SSTA) is expected as a promising way to estimate the performance of circuits more accurately considering delay variations. However, LSIs designed using SSTA may have higher probability of parametric faults than the ones designed with deterministic timing analysis. In order to test these parametric faults, effective extraction techniques of critical paths are needed. In this paper, we discuss a general trend between the delay margin of LSIs designed by SSTA and their parametric fault ratio. Then we propose an adaptive test flow for parametric faults using statistical static timing information, and a concept of parametric fault coverage. Experimental results demonstrate the effectiveness of our approach.
随着大规模集成电路尺寸的不断小型化,与工艺相关的变化也在不断增加,这不仅会显著影响其设计周期,还会影响其制造良率。统计静态时序分析(SSTA)有望作为一种更准确地估计电路性能的方法。然而,使用SSTA设计的lsi可能比使用确定性时序分析设计的lsi具有更高的参数故障概率。为了测试这些参数故障,需要有效的关键路径提取技术。本文讨论了由SSTA设计的lsi的延迟裕度与其参数故障率之间的一般趋势。然后,我们提出了一种基于统计静态定时信息的参数故障自适应测试流程,并提出了参数故障覆盖的概念。实验结果证明了该方法的有效性。
{"title":"An Adaptive Test for Parametric Faults Based on Statistical Timing Information","authors":"Michihiro Shintani, T. Uezono, Tomoyuki Takahashi, Hiroyuki Ueyama, Takashi Sato, K. Hatayama, T. Aikyo, K. Masu","doi":"10.1109/ATS.2009.90","DOIUrl":"https://doi.org/10.1109/ATS.2009.90","url":null,"abstract":"The continuing miniaturization of LSI dimension is causing the increase of process-related variations which significantly affects not only its design turn around time but also its manufacturing yield. Statistical static timing analysis (SSTA) is expected as a promising way to estimate the performance of circuits more accurately considering delay variations. However, LSIs designed using SSTA may have higher probability of parametric faults than the ones designed with deterministic timing analysis. In order to test these parametric faults, effective extraction techniques of critical paths are needed. In this paper, we discuss a general trend between the delay margin of LSIs designed by SSTA and their parametric fault ratio. Then we propose an adaptive test flow for parametric faults using statistical static timing information, and a concept of parametric fault coverage. Experimental results demonstrate the effectiveness of our approach.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129338196","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 16
Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test 功能内置延迟分组和校准机制片上高速自检
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.72
Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, Sih-Yan Li
The self wide-range (26%~76%), fine-scale (34ps) duty cycle adjustment technique with high-precision (28ps) calibration circuit are proposed for at-speed delay test and performance binning. Test chip DFT strategies are validated fully function work by instruments and HOY wireless test system.
提出了自宽量程(26%~76%)、精细(34ps)占空比调整技术和高精度(28ps)校准电路,用于高速延迟测试和性能合并。测试芯片的DFT策略通过仪器和HOY无线测试系统进行了验证。
{"title":"Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test","authors":"Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, Sih-Yan Li","doi":"10.1109/ATS.2009.72","DOIUrl":"https://doi.org/10.1109/ATS.2009.72","url":null,"abstract":"The self wide-range (26%~76%), fine-scale (34ps) duty cycle adjustment technique with high-precision (28ps) calibration circuit are proposed for at-speed delay test and performance binning. Test chip DFT strategies are validated fully function work by instruments and HOY wireless test system.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123371936","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing 使用多个线性反馈移位寄存器进行低功耗扫描测试的确定性内置自检
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.50
Lung-Jen Lee, W. Tseng, Rung-Bin Lin, Chi-Wei Yu
Large test data volume and excessive testing power are two strict challenges for VLSI testing. This paper presents a deterministic BIST using multiple LFSRs to generate the low power test set. Experimental results show, the two problems, especially in the reduction of testing power, can be significantly improved with limited hardware overhead.
庞大的测试数据量和过高的测试功率是VLSI测试面临的两大严峻挑战。本文提出了一种使用多个lfsr生成低功耗测试集的确定性BIST。实验结果表明,在有限的硬件开销下,这两个问题都可以得到显著改善,尤其是在降低测试功耗方面。
{"title":"Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing","authors":"Lung-Jen Lee, W. Tseng, Rung-Bin Lin, Chi-Wei Yu","doi":"10.1109/ATS.2009.50","DOIUrl":"https://doi.org/10.1109/ATS.2009.50","url":null,"abstract":"Large test data volume and excessive testing power are two strict challenges for VLSI testing. This paper presents a deterministic BIST using multiple LFSRs to generate the low power test set. Experimental results show, the two problems, especially in the reduction of testing power, can be significantly improved with limited hardware overhead.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131653676","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
N-distinguishing Tests for Enhanced Defect Diagnosis 用于增强缺陷诊断的n -区分测试
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.47
Gang Chen, J. Rajski, S. Reddy, I. Pomeranz
Diagnostic ATPG has traditionally been used to generate test patterns that distinguish pairs of modeled faults. In this work, we investigate the use of n-distinguishing test sets, which distinguish pairs of single stuck-at faults n times, to enhance the probability of distinguishing unmodeled defects. The basis for the use of n-distinguishing test sets to enhance defect diagnosis is similar to that for using n-detection test sets to improve the detection of unmodeled defects. We use a heuristic to target a subset of fault pairs for n-distinguishing in order to improve the efficacy of the patterns generated for aiding diagnosis. Experimental results on the larger ISCAS benchmark circuits are presented to demonstrate the improvements in defect diagnostic resolution due to the use of n-distinguishing test sets. We use randomly selected resistive bridges to represent unmodeled defects. The experimental results also show that the coverage of unmodeled defects by n-distinguishing test sets is similar to that by n-detection test sets even though the number of n-distinguishing tests is typically smaller. This suggests the possibility of using n-distinguishing test sets in place of n-detection test sets in manufacturing test.
传统上,诊断ATPG用于生成测试模式,以区分建模故障对。在这项工作中,我们研究了n个区分测试集的使用,该测试集可以区分n次单个卡在故障对,以提高识别未建模缺陷的概率。使用n个区分测试集来增强缺陷诊断的基础类似于使用n个检测测试集来改进未建模缺陷的检测。我们使用启发式方法来针对故障对的子集进行n-区分,以提高辅助诊断生成的模式的有效性。在较大的ISCAS基准电路上的实验结果表明,由于使用n-区分测试集,缺陷诊断分辨率有所提高。我们使用随机选择的电阻桥来表示未建模的缺陷。实验结果还表明,尽管n个区分测试的数量通常更少,但n个区分测试集对未建模缺陷的覆盖率与n个检测测试集相似。这表明在制造测试中使用n个区分测试集代替n个检测测试集的可能性。
{"title":"N-distinguishing Tests for Enhanced Defect Diagnosis","authors":"Gang Chen, J. Rajski, S. Reddy, I. Pomeranz","doi":"10.1109/ATS.2009.47","DOIUrl":"https://doi.org/10.1109/ATS.2009.47","url":null,"abstract":"Diagnostic ATPG has traditionally been used to generate test patterns that distinguish pairs of modeled faults. In this work, we investigate the use of n-distinguishing test sets, which distinguish pairs of single stuck-at faults n times, to enhance the probability of distinguishing unmodeled defects. The basis for the use of n-distinguishing test sets to enhance defect diagnosis is similar to that for using n-detection test sets to improve the detection of unmodeled defects. We use a heuristic to target a subset of fault pairs for n-distinguishing in order to improve the efficacy of the patterns generated for aiding diagnosis. Experimental results on the larger ISCAS benchmark circuits are presented to demonstrate the improvements in defect diagnostic resolution due to the use of n-distinguishing test sets. We use randomly selected resistive bridges to represent unmodeled defects. The experimental results also show that the coverage of unmodeled defects by n-distinguishing test sets is similar to that by n-detection test sets even though the number of n-distinguishing tests is typically smaller. This suggests the possibility of using n-distinguishing test sets in place of n-detection test sets in manufacturing test.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133694840","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A Delay Measurement Technique Using Signature Registers 一种基于签名寄存器的延迟测量技术
Pub Date : 2009-11-23 DOI: 10.1109/ATS.2009.54
Kentaroh Katoh, Toru Tanabe, Haque Md Zahidul, K. Namba, Hideo Ito
This paper proposes a delay measurement technique using signature registers, and a scan design for delay measurement utilizing the proposed delay measurement technique to detect small-delay defects. The delay of circuits can be measured with the scan design with lower area, smaller data volume, and shorter measurement time than with the conventional scan design for delay measurement. Accordingly, the small-delay defects outside the range of the normal-distributed delay are detected with lower cost. Evaluation with 0.18μm process shows that the area overhead of the proposed scan design is 32.2% smaller than that of the conventional method. The measurement time and the data volume for the measurement are reduced 66.7% and 66.0% compared with the conventional method, respectively.
本文提出了一种基于签名寄存器的延迟测量技术,并利用所提出的延迟测量技术设计了一种用于延迟测量的扫描设计,以检测小延迟缺陷。与传统的延迟测量扫描设计相比,该扫描设计可以测量电路的延迟,其面积更小,数据量更小,测量时间更短。因此,可以以较低的成本检测出超出正态分布延迟范围的小延迟缺陷。采用0.18μm工艺进行评价,结果表明,该方法的扫描面积开销比传统方法小32.2%。与传统测量方法相比,测量时间和测量数据量分别减少66.7%和66.0%。
{"title":"A Delay Measurement Technique Using Signature Registers","authors":"Kentaroh Katoh, Toru Tanabe, Haque Md Zahidul, K. Namba, Hideo Ito","doi":"10.1109/ATS.2009.54","DOIUrl":"https://doi.org/10.1109/ATS.2009.54","url":null,"abstract":"This paper proposes a delay measurement technique using signature registers, and a scan design for delay measurement utilizing the proposed delay measurement technique to detect small-delay defects. The delay of circuits can be measured with the scan design with lower area, smaller data volume, and shorter measurement time than with the conventional scan design for delay measurement. Accordingly, the small-delay defects outside the range of the normal-distributed delay are detected with lower cost. Evaluation with 0.18μm process shows that the area overhead of the proposed scan design is 32.2% smaller than that of the conventional method. The measurement time and the data volume for the measurement are reduced 66.7% and 66.0% compared with the conventional method, respectively.","PeriodicalId":106283,"journal":{"name":"2009 Asian Test Symposium","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123632673","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
期刊
2009 Asian Test Symposium
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1