Pub Date : 2014-08-19DOI: 10.1109/ICED.2014.7015778
Siti Nabilah Misti, M. Birkett, David Bell, R. Penlington
A growing number of smart energy meters and electric charging stations have sparked a demand for a high precision, low value shunt resistors to measure the flow of electrical current. This paper investigates the possibility of trimming 100 micro ohms Manganin shunt resistors with tolerance of 5 percent to improve their accuracy and performance for use in smart energy meters. In theory, reducing the standard 5 percent tolerance of the shunt resistors can be achieved by removing controlled amounts of the resistive material. In this experiment, theoretical analysis is carried out to determine the maximum amount of resistive material that can be removed from Manganin shunt resistor to reduce its standard tolerance of 5 percent. Two alternative designs are then used to trim the material from the Manganin strip using machining techniques. Implications of the experimental results to the flow of electrical current and temperature rise in the shunt resistors are discussed. Results from the initial trimming trials show that the standard tolerance of 5 percent can be reduced to less than 1 percent.
{"title":"A new trimming approach for shunt resistors used in metering applications","authors":"Siti Nabilah Misti, M. Birkett, David Bell, R. Penlington","doi":"10.1109/ICED.2014.7015778","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015778","url":null,"abstract":"A growing number of smart energy meters and electric charging stations have sparked a demand for a high precision, low value shunt resistors to measure the flow of electrical current. This paper investigates the possibility of trimming 100 micro ohms Manganin shunt resistors with tolerance of 5 percent to improve their accuracy and performance for use in smart energy meters. In theory, reducing the standard 5 percent tolerance of the shunt resistors can be achieved by removing controlled amounts of the resistive material. In this experiment, theoretical analysis is carried out to determine the maximum amount of resistive material that can be removed from Manganin shunt resistor to reduce its standard tolerance of 5 percent. Two alternative designs are then used to trim the material from the Manganin strip using machining techniques. Implications of the experimental results to the flow of electrical current and temperature rise in the shunt resistors are discussed. Results from the initial trimming trials show that the standard tolerance of 5 percent can be reduced to less than 1 percent.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128248750","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015863
Jing Huey Lim, R. Badlishah, M. Jusoh
The project to define Long Term Evolution (LTE) of UMTS cellular technology started in year 2004 is well established to the world. The subsequent evolve of LTE-Advanced however targets for enhancement in average spectrum efficiency and cell-edge user throughput. The limiting factor of the system performance at cell-edge is inter-cell interference (ICI). The challenge that is discussed in this paper focuses on ensuring the overall satisfaction mainly cell-edge system performance through the analysis on Fractional Frequency Reuse (FFR) and hybrid Macro system which involves small cell technology - Femtocell technology. This paper discussed the three frequency allocation schemes. The schemes include without the application of Femtocell, with randomly application of Femtocell and with preplanned Femtocell scheme. The FFR mechanism divides the cell into two regions (inner and outer). The inner radius and inner region resource is determined base on overall average throughput and overall user satisfaction.
从2004年开始的UMTS移动通信技术LTE (Long Term Evolution，长期演进)的定义事业，在世界范围内已经确立。然而，LTE-Advanced的后续发展目标是提高平均频谱效率和蜂窝边缘用户吞吐量。小区间干扰是影响系统性能的主要因素。本文通过分析分数频率复用(FFR)和混合宏系统(涉及小蜂窝技术-飞蜂窝技术)，重点讨论了如何保证蜂窝边缘系统性能的总体满意度。本文讨论了三种频率分配方案。包括不使用、随机使用和预先规划的三种方案。FFR机制将细胞分为两个区域(内部和外部)。内部半径和内部区域资源是根据总体平均吞吐量和总体用户满意度确定的。
{"title":"LTE-Fractional Frequency Reuse (FFR) optimization with femtocell network","authors":"Jing Huey Lim, R. Badlishah, M. Jusoh","doi":"10.1109/ICED.2014.7015863","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015863","url":null,"abstract":"The project to define Long Term Evolution (LTE) of UMTS cellular technology started in year 2004 is well established to the world. The subsequent evolve of LTE-Advanced however targets for enhancement in average spectrum efficiency and cell-edge user throughput. The limiting factor of the system performance at cell-edge is inter-cell interference (ICI). The challenge that is discussed in this paper focuses on ensuring the overall satisfaction mainly cell-edge system performance through the analysis on Fractional Frequency Reuse (FFR) and hybrid Macro system which involves small cell technology - Femtocell technology. This paper discussed the three frequency allocation schemes. The schemes include without the application of Femtocell, with randomly application of Femtocell and with preplanned Femtocell scheme. The FFR mechanism divides the cell into two regions (inner and outer). The inner radius and inner region resource is determined base on overall average throughput and overall user satisfaction.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115730397","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015848
Kwek Lee Chung, Alan Tan Wee Chiat, W. E. Kiong
This paper presents an improved generalized predictive control (GPC) scheme integrated with a disturbance compensation scheme that combines iterative learning control (ILC) and real-time feedback control (RFC). A least mean square error (LMSE) estimator has been used to estimate the output error caused by repeatable disturbances. The use of this estimated error information in the ILC component aims to reduce the effect of real-time disturbances in the learning process. On the other hand, the inclusion of the current cycle error information, handled by the RFC component, allows the controller to make more immediate corrections with respect to disturbances occurring during the on-going operation. The proposed GPC-ILC-RFC-LMSE method is simulated on a two-link planar robotic manipulator that is to track a circular trajectory repeatedly. A discrete-time model of the robotic manipulator is used to predict the system output over a prediction horizon such that optimal control inputs that minimize the angular position and velocity trajectory errors can be determined. The proposed GPC-ILC-RFC-LMSE scheme succeeds to reduce the trajectory tracking errors significantly where the average MSE values is merely 40% of that of the GPC-ILC counterpart. In addition, the proposed controller is more robust if compared to the existing GPC learning methods where smoother control input profiles has been achieved.
{"title":"Enhanced generalized predictive control with disturbance compensation","authors":"Kwek Lee Chung, Alan Tan Wee Chiat, W. E. Kiong","doi":"10.1109/ICED.2014.7015848","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015848","url":null,"abstract":"This paper presents an improved generalized predictive control (GPC) scheme integrated with a disturbance compensation scheme that combines iterative learning control (ILC) and real-time feedback control (RFC). A least mean square error (LMSE) estimator has been used to estimate the output error caused by repeatable disturbances. The use of this estimated error information in the ILC component aims to reduce the effect of real-time disturbances in the learning process. On the other hand, the inclusion of the current cycle error information, handled by the RFC component, allows the controller to make more immediate corrections with respect to disturbances occurring during the on-going operation. The proposed GPC-ILC-RFC-LMSE method is simulated on a two-link planar robotic manipulator that is to track a circular trajectory repeatedly. A discrete-time model of the robotic manipulator is used to predict the system output over a prediction horizon such that optimal control inputs that minimize the angular position and velocity trajectory errors can be determined. The proposed GPC-ILC-RFC-LMSE scheme succeeds to reduce the trajectory tracking errors significantly where the average MSE values is merely 40% of that of the GPC-ILC counterpart. In addition, the proposed controller is more robust if compared to the existing GPC learning methods where smoother control input profiles has been achieved.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125099119","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015762
Sameer A. Dawood, M. Anuar, R. A. Fayadh, F. Malek, F. Abdullah
In this paper, an over-sampling inverse discrete multiwavelet transform (IDMWT) is suggested as a modulator strategy instead of inverse fast Fourier transform (IFFT) in the realization of the multicarrier code division multiple access (MC-CDMA) system. The suggested strategy was applied on the MC-CDMA with additive white Gaussian noise (AWGN) channel, flat fading channel and frequency selective fading channel. Simulation results showed that, the proposed method gives a better bit error rate (BER) efficiency than the traditional MC-CDMA model based on fast Fourier transform (FFT) and MC-CDMA based on discrete wavelet transform (DWT).
{"title":"Performance analysis of multi-carrier code division multiple access system based on over-sampling multiwavelet transform over wireless channel","authors":"Sameer A. Dawood, M. Anuar, R. A. Fayadh, F. Malek, F. Abdullah","doi":"10.1109/ICED.2014.7015762","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015762","url":null,"abstract":"In this paper, an over-sampling inverse discrete multiwavelet transform (IDMWT) is suggested as a modulator strategy instead of inverse fast Fourier transform (IFFT) in the realization of the multicarrier code division multiple access (MC-CDMA) system. The suggested strategy was applied on the MC-CDMA with additive white Gaussian noise (AWGN) channel, flat fading channel and frequency selective fading channel. Simulation results showed that, the proposed method gives a better bit error rate (BER) efficiency than the traditional MC-CDMA model based on fast Fourier transform (FFT) and MC-CDMA based on discrete wavelet transform (DWT).","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122570738","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015864
T. Sabapathy, R. Ahmad, M. Jusoh, M. Kamarudin
This paper presents a linearly polarized Yagi-Uda patch antenna deployed with rectangular parasitic elements. In this work, the effect of shorting location or switching location towards the performance of beam tilt angle and reflection coefficient is investigated. By varying the shorting location, the direction of a main beam can be tilted to various angles. However, since the beam patterns overlap with each and other, only four shorting locations are proposed to achieve three sets of directive beam patterns which have maximum separation between them. The antenna is capable to steer the main beam to three different directions at theta of +30°, 0° and -30° at H-plane while sustaining a constant reflection coefficient bandwidth of 274 MHz around center frequency of 5.8 GHz. Operating around 5.8 GHz frequency, this antenna is capable to be used for WIFI and WIMAX applications.
{"title":"The effect of shorting pin locations on the performance of a pattern reconfigurable Yagi-Uda patch antenna","authors":"T. Sabapathy, R. Ahmad, M. Jusoh, M. Kamarudin","doi":"10.1109/ICED.2014.7015864","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015864","url":null,"abstract":"This paper presents a linearly polarized Yagi-Uda patch antenna deployed with rectangular parasitic elements. In this work, the effect of shorting location or switching location towards the performance of beam tilt angle and reflection coefficient is investigated. By varying the shorting location, the direction of a main beam can be tilted to various angles. However, since the beam patterns overlap with each and other, only four shorting locations are proposed to achieve three sets of directive beam patterns which have maximum separation between them. The antenna is capable to steer the main beam to three different directions at theta of +30°, 0° and -30° at H-plane while sustaining a constant reflection coefficient bandwidth of 274 MHz around center frequency of 5.8 GHz. Operating around 5.8 GHz frequency, this antenna is capable to be used for WIFI and WIMAX applications.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117089504","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015830
N. Din Keraf, S. Aljunid, A. R. Arief, M. Anuar, C. Rashidi, P. Ehkan, M. N. Nurol
A 2-Dimensional (2-D) Wavelength/Time (W/T) scheme is proposed for spectral amplitude coding OCDMA network system. The new hybrid codes are utilizing Flexible Cross Correlation (FCC) and Modified Double Weight (MDW) codes which both codes have good correlation properties and capable to suppress multiple access interference (MAI). From the numerical calculation, it has been shown that this new hybrid code effectively suppresses the phase Induced Intensity Noise (PIIN) and eliminates MAI. Furthermore, the cardinality of this proposed code accommodates 150% and 275% improvement compared to 2-D PD code and 2-D M-Matrices code respectively at the BER=10-9. As a result, the performance of the system can be improved as well as support much more simultaneous users compared to Perfect Difference (PD) and M-matrices codes.
{"title":"An optimal cardinality of wavelength/time incoherent OCDMA system using 2-D hybrid FCC-MDW code","authors":"N. Din Keraf, S. Aljunid, A. R. Arief, M. Anuar, C. Rashidi, P. Ehkan, M. N. Nurol","doi":"10.1109/ICED.2014.7015830","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015830","url":null,"abstract":"A 2-Dimensional (2-D) Wavelength/Time (W/T) scheme is proposed for spectral amplitude coding OCDMA network system. The new hybrid codes are utilizing Flexible Cross Correlation (FCC) and Modified Double Weight (MDW) codes which both codes have good correlation properties and capable to suppress multiple access interference (MAI). From the numerical calculation, it has been shown that this new hybrid code effectively suppresses the phase Induced Intensity Noise (PIIN) and eliminates MAI. Furthermore, the cardinality of this proposed code accommodates 150% and 275% improvement compared to 2-D PD code and 2-D M-Matrices code respectively at the BER=10-9. As a result, the performance of the system can be improved as well as support much more simultaneous users compared to Perfect Difference (PD) and M-matrices codes.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130671577","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015806
R. C. Ismail, Siti Zarina Md Naziri, S. Murad, J. N. Coleman
This paper portrays the selection of hardware unit architectures to be implemented in the new LNS based on a 32bit system. The implementations of the LNS multiply and divide only require a FXP adder, while the LNS addition and subtraction function comprised of several memories, FXP adders and multipliers together with other supporting logics. Thus, in choosing the best FXP adders and multipliers, each of the arithmetic is functionally verified and synthesised using Synopsys Design Compiler in Faraday 0.18 μm CMOS technology based on a 32-bit system. Two types of performance measurement, which are the worst-case delay and the silicon area, are chosen as the evaluation arguments. From conducted analytical studies, the CLA/CSLA adder and Booth recoded with Wallace tree multiplier were the best FXP adder and multiplier blocks to be applied in the system since they were the fastest designs. Using these blocks, the synthesis of the LNS system produced an approximately 7.10 ns of critical delay for addition and subtraction, and solely 1.16 ns for multiplication and division. The total area for a complete LNS architecture was 599,871 μm2, in which 65% the size of previously designed LNS architecture of ELM.
{"title":"Analysis of FXP adders and multipliers for speed- and area-efficient LNS arithmetic unit","authors":"R. C. Ismail, Siti Zarina Md Naziri, S. Murad, J. N. Coleman","doi":"10.1109/ICED.2014.7015806","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015806","url":null,"abstract":"This paper portrays the selection of hardware unit architectures to be implemented in the new LNS based on a 32bit system. The implementations of the LNS multiply and divide only require a FXP adder, while the LNS addition and subtraction function comprised of several memories, FXP adders and multipliers together with other supporting logics. Thus, in choosing the best FXP adders and multipliers, each of the arithmetic is functionally verified and synthesised using Synopsys Design Compiler in Faraday 0.18 μm CMOS technology based on a 32-bit system. Two types of performance measurement, which are the worst-case delay and the silicon area, are chosen as the evaluation arguments. From conducted analytical studies, the CLA/CSLA adder and Booth recoded with Wallace tree multiplier were the best FXP adder and multiplier blocks to be applied in the system since they were the fastest designs. Using these blocks, the synthesis of the LNS system produced an approximately 7.10 ns of critical delay for addition and subtraction, and solely 1.16 ns for multiplication and division. The total area for a complete LNS architecture was 599,871 μm2, in which 65% the size of previously designed LNS architecture of ELM.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126539122","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015850
M. N. Isa, S. Murad, R. C. Ismail, M. I. Ahmad, A. B. Jambek, M. K. Md Kamil
One of the most challenging tasks in sequence alignment is its repetitive and time-consuming alignment matrix computations. Alignment matrix scores are crucial for identifying regions of homology between biological sequences. In this paper, a parametrizable and area efficient processing element (PE) architecture for performing biological sequence alignment task especially for pairwise biological sequence alignment is designed. Its corresponding PE architecture realization was prototyped on Xilinx FPGA platform. FPGA has been chosen as it able to realize an array of systolic array-based PEs. Execution of the proposed parameterizable PE architecture have been conducted and comparison results have shown that the systolic arrays with parameterizable PE has gained at least 15x speed-up as compared to the well-known SSEARCH 35 solution.
{"title":"An efficient processing element architecture for pairwise sequence alignment","authors":"M. N. Isa, S. Murad, R. C. Ismail, M. I. Ahmad, A. B. Jambek, M. K. Md Kamil","doi":"10.1109/ICED.2014.7015850","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015850","url":null,"abstract":"One of the most challenging tasks in sequence alignment is its repetitive and time-consuming alignment matrix computations. Alignment matrix scores are crucial for identifying regions of homology between biological sequences. In this paper, a parametrizable and area efficient processing element (PE) architecture for performing biological sequence alignment task especially for pairwise biological sequence alignment is designed. Its corresponding PE architecture realization was prototyped on Xilinx FPGA platform. FPGA has been chosen as it able to realize an array of systolic array-based PEs. Execution of the proposed parameterizable PE architecture have been conducted and comparison results have shown that the systolic arrays with parameterizable PE has gained at least 15x speed-up as compared to the well-known SSEARCH 35 solution.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125778745","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015856
M. M. Bakri, A. Zakaria, S. Zakaria, L. Kamarudin, A. Shakaff, F. Saad, M. Ibrahim, M. M. Razali
Indoor air quality nowadays playing an important role to make sure the environment is safe for human health. The air quality can be monitored using good sensitivity sensors for gas detection and data collection. High sensitivity sensors can be improved by optimize data acquisition system to collect and transfer the data. I2C interface buses that use two wires to transfer and receive any data communication which reduce the usage of the wires. This project developed to study the ability of the Anthurium plant to absorb the ammonia gas and to develop a fast data acquisition system for data monitoring based on I2C interfaces.
{"title":"Plant bio-absorber for ammonia gas absorption using I2C interface data acquisition system","authors":"M. M. Bakri, A. Zakaria, S. Zakaria, L. Kamarudin, A. Shakaff, F. Saad, M. Ibrahim, M. M. Razali","doi":"10.1109/ICED.2014.7015856","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015856","url":null,"abstract":"Indoor air quality nowadays playing an important role to make sure the environment is safe for human health. The air quality can be monitored using good sensitivity sensors for gas detection and data collection. High sensitivity sensors can be improved by optimize data acquisition system to collect and transfer the data. I2C interface buses that use two wires to transfer and receive any data communication which reduce the usage of the wires. This project developed to study the ability of the Anthurium plant to absorb the ammonia gas and to develop a fast data acquisition system for data monitoring based on I2C interfaces.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121437859","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-08-01DOI: 10.1109/ICED.2014.7015781
Lim Chong Han, N. Mahyuddin
Due to the openness of the wireless communication, security aspect of data transmission plays important role in respect to the effective measure of the transmission, where cryptography method is often implemented to sustain the security of the communication. A secure communication program is proposed in this paper which involves three design stages, i.e. the encryption technique, serial-transmission and encoding technique. The encryption technique adopts a combination of Caesar Cipher and XOR encryptions, and programmed using C++. Subsequently, few possible cases have been tested to verify the strength of the security program, which indicates an improvement in security of data transmission in wireless medium without affecting the processing time.
{"title":"An implementation of caesar cipher and XOR encryption technique in a secure wireless communication","authors":"Lim Chong Han, N. Mahyuddin","doi":"10.1109/ICED.2014.7015781","DOIUrl":"https://doi.org/10.1109/ICED.2014.7015781","url":null,"abstract":"Due to the openness of the wireless communication, security aspect of data transmission plays important role in respect to the effective measure of the transmission, where cryptography method is often implemented to sustain the security of the communication. A secure communication program is proposed in this paper which involves three design stages, i.e. the encryption technique, serial-transmission and encoding technique. The encryption technique adopts a combination of Caesar Cipher and XOR encryptions, and programmed using C++. Subsequently, few possible cases have been tested to verify the strength of the security program, which indicates an improvement in security of data transmission in wireless medium without affecting the processing time.","PeriodicalId":143806,"journal":{"name":"2014 2nd International Conference on Electronic Design (ICED)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121448504","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：