Aeu-International Journal of Electronics and Communications最新文献_第4页

Modeling and dynamical Behaviors of a hyperchaotic map based on dual-memristor circuit without inductor 无电感双忆阻电路超混沌映射的建模与动力学行为

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2026-01-04 DOI: 10.1016/j.aeue.2026.156195

Feifei Yang , Jia He , Xinlin Song , Huiping Yin , Jiangxing Chen

The dynamic characteristics of nonlinear circuits can be significantly enriched by the introduction of memristors. However, most existing memristor-based nonlinear circuits rely on inductive components, which limit the potential of memristor-based nonlinear circuits for miniaturization and on-chip implementation. Therefore, a memristor-based nonlinear circuit without inductor can overcome these limitations. In this work, a dual-memristor nonlinear circuit without inductor is designed, and then the dynamical equation of the dual-memristor nonlinear circuit and the corresponding energy function are obtained by using Kirchhoff's laws and Helmholtz's theorems. Furthermore, a novel hyperchaotic map is established from the dynamical equations of the dual-memristor nonlinear circuit by linearly transforming the state equations. Phase portraits, complexity measures, Lyapunov exponents, and bifurcation diagrams are employed to comprehensively analyze the complex dynamical behaviors of the proposed map. The results demonstrate that the map exhibits rich dynamical phenomena, such as periodic, chaotic, and hyperchaotic regimes. This work offers a valuable framework for applications in secure communication and pseudo-random number generation that require complex, high-dimensional chaotic dynamics. In addition, the elimination of the inductor not only makes the circuit model more amenable to very large-scale integration implementation but also provides a new and efficient discrete-time model for theoretical research in hyperchaos.

非线性电路的动态特性可以通过引入忆阻器而得到显著的改善。然而，大多数现有的基于忆阻器的非线性电路依赖于电感元件，这限制了基于忆阻器的非线性电路小型化和片上实现的潜力。因此，一种基于忆阻器的无电感非线性电路可以克服这些限制。本文设计了一种无电感的双忆阻非线性电路，利用基尔霍夫定律和亥姆霍兹定理得到了双忆阻非线性电路的动力学方程和相应的能量函数。在此基础上，通过对双忆阻器非线性电路的状态方程进行线性变换，建立了一种新的超混沌映射。采用相画像、复杂性测度、李雅普诺夫指数和分岔图等方法对该映射的复杂动力学行为进行了综合分析。结果表明，该映射具有丰富的动力学现象，如周期、混沌和超混沌状态。这项工作为需要复杂、高维混沌动力学的安全通信和伪随机数生成的应用提供了一个有价值的框架。此外，消除电感不仅使电路模型更适合于非常大规模的集成实现，而且为超混沌理论研究提供了一种新的、高效的离散时间模型。

{"title":"Modeling and dynamical Behaviors of a hyperchaotic map based on dual-memristor circuit without inductor","authors":"Feifei Yang , Jia He , Xinlin Song , Huiping Yin , Jiangxing Chen","doi":"10.1016/j.aeue.2026.156195","DOIUrl":"10.1016/j.aeue.2026.156195","url":null,"abstract":"<div><div>The dynamic characteristics of nonlinear circuits can be significantly enriched by the introduction of memristors. However, most existing memristor-based nonlinear circuits rely on inductive components, which limit the potential of memristor-based nonlinear circuits for miniaturization and on-chip implementation. Therefore, a memristor-based nonlinear circuit without inductor can overcome these limitations. In this work, a dual-memristor nonlinear circuit without inductor is designed, and then the dynamical equation of the dual-memristor nonlinear circuit and the corresponding energy function are obtained by using Kirchhoff's laws and Helmholtz's theorems. Furthermore, a novel hyperchaotic map is established from the dynamical equations of the dual-memristor nonlinear circuit by linearly transforming the state equations. Phase portraits, complexity measures, Lyapunov exponents, and bifurcation diagrams are employed to comprehensively analyze the complex dynamical behaviors of the proposed map. The results demonstrate that the map exhibits rich dynamical phenomena, such as periodic, chaotic, and hyperchaotic regimes. This work offers a valuable framework for applications in secure communication and pseudo-random number generation that require complex, high-dimensional chaotic dynamics. In addition, the elimination of the inductor not only makes the circuit model more amenable to very large-scale integration implementation but also provides a new and efficient discrete-time model for theoretical research in hyperchaos.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156195"},"PeriodicalIF":3.2,"publicationDate":"2026-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145927452","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A new low-power electronically tunable MOS-C synthetic transformer with application in double-tuned band-pass filter 一种应用于双调谐带通滤波器的新型低功耗电子可调谐MOS-C合成变压器

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-30 DOI: 10.1016/j.aeue.2025.156190

Ruchita Gupta, Bhawna Aggarwal, Maneesha Gupta

In this paper, a new synthetic transformer architecture is proposed using MOS-C-based gyrator configuration that emulates magnetic transformer behavior through active components. This proposed design integrates grounded and floating synthetic inductors realized using MOS-based gyrator, connected in a T-network configuration for compactness, electronic tunability and CMOS compatibility. Analytical modeling confirms the inductance equivalency, transformer functionality, and coupling coefficient formulation. The proposed design employs all grounded passive elements. Simulations using Cadence Virtuoso in 180 nm gpdk CMOS technology with BSIM3v3 transistor model validates the design, demonstrating low-voltage operation (

\pm

0.7 V), low power consumption (1.746 mW), and operates up to 40 MHz. Furthermore, the synthetic transformer is applied in a double-tuned band-pass filter (DTBPF) circuit to assess real world viability. Performance metrics such as gain, phase, transient, and noise response are analyzed. The double-tuned band-pass filter exhibits an output RMS noise of 146.7

μ

V. Additionally, the coupling coefficient exhibits a wide tunable range from 0.32 to 0.93, highlighting strong electronic controllability. The sturdiness of the design has been verified by PVT variations, and Monte Carlo simulations. The proposed synthetic transformer offers miniaturization, electronically tunable, low power consumption and minimized silicon area (

53.02 μ m

X

65.86 μ m

), making it suitable for system-on-a-chip applications.

本文提出了一种新的综合变压器结构，采用基于mos - c的旋转器结构，通过有源元件模拟磁变压器的行为。该设计集成了基于mos的旋转器实现的接地和浮动合成电感，并以t网络结构连接，以实现紧凑，电子可调性和CMOS兼容性。分析模型确定了电感等效性、变压器功能和耦合系数公式。建议的设计采用所有接地的无源元件。利用Cadence Virtuoso在180 nm gpdk CMOS技术和BSIM3v3晶体管模型上进行的仿真验证了该设计，展示了低电压工作（±0.7 V），低功耗（1.746 mW），工作频率高达40 MHz。此外，将合成变压器应用于双调谐带通滤波器（DTBPF）电路中，以评估现实世界的可行性。性能指标，如增益，相位，瞬态和噪声响应进行了分析。双调谐带通滤波器的输出RMS噪声为146.7 μV。耦合系数在0.32 ~ 0.93范围内可调，具有较强的电子可控性。通过PVT变型和蒙特卡罗仿真验证了该设计的可靠性。所提出的合成变压器具有小型化、电子可调谐、低功耗和最小硅面积（53.02μm X 65.86μm）等优点，适用于片上系统应用。

{"title":"A new low-power electronically tunable MOS-C synthetic transformer with application in double-tuned band-pass filter","authors":"Ruchita Gupta, Bhawna Aggarwal, Maneesha Gupta","doi":"10.1016/j.aeue.2025.156190","DOIUrl":"10.1016/j.aeue.2025.156190","url":null,"abstract":"<div><div>In this paper, a new synthetic transformer architecture is proposed using MOS-C-based gyrator configuration that emulates magnetic transformer behavior through active components. This proposed design integrates grounded and floating synthetic inductors realized using MOS-based gyrator, connected in a T-network configuration for compactness, electronic tunability and CMOS compatibility. Analytical modeling confirms the inductance equivalency, transformer functionality, and coupling coefficient formulation. The proposed design employs all grounded passive elements. Simulations using Cadence Virtuoso in 180 nm gpdk CMOS technology with BSIM3v3 transistor model validates the design, demonstrating low-voltage operation (<span><math><mo>±</mo></math></span>0.7 V), low power consumption (1.746 mW), and operates up to 40 MHz. Furthermore, the synthetic transformer is applied in a double-tuned band-pass filter (DTBPF) circuit to assess real world viability. Performance metrics such as gain, phase, transient, and noise response are analyzed. The double-tuned band-pass filter exhibits an output RMS noise of 146.7 <span><math><mi>μ</mi></math></span>V. Additionally, the coupling coefficient exhibits a wide tunable range from 0.32 to 0.93, highlighting strong electronic controllability. The sturdiness of the design has been verified by PVT variations, and Monte Carlo simulations. The proposed synthetic transformer offers miniaturization, electronically tunable, low power consumption and minimized silicon area (<span><math><mrow><mn>53</mn><mo>.</mo><mn>02</mn><mspace></mspace><mi>μ</mi><mi>m</mi></mrow></math></span> X <span><math><mrow><mn>65</mn><mo>.</mo><mn>86</mn><mspace></mspace><mi>μ</mi><mi>m</mi></mrow></math></span>), making it suitable for system-on-a-chip applications.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156190"},"PeriodicalIF":3.2,"publicationDate":"2025-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145885916","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Design and application of differentiated compensation metamaterials for wireless power transfer system 无线电力传输系统差动补偿超材料的设计与应用

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-30 DOI: 10.1016/j.aeue.2025.156183

Xingming Fan, Yihao Chen, Xin Zhang

This study addresses the low efficiency and instability of magnetically coupled resonant wireless power transfer (MCR-WPT) systems caused by inter-coil coupling variations at low frequencies. We propose an approach using differentially compensated low-frequency electromagnetic metamaterials. Unlike conventional research that ignores the coupling effects between metamaterial elements, this paper first establishes an equivalent circuit model that incorporates the mutual inductance coupling between adjacent elements, revealing the underlying mechanism by which inter-element coupling causes the overall resonant frequency shift of the array. Furthermore, a differentiated compensation capacitor design strategy is proposed. By assigning different lumped capacitors to elements at different positions in the array, this effectively compensates for the variations in equivalent inductance caused by these coupling differences, thereby stabilizing the array resonant frequency at the target frequency of 85 kHz. Finite element simulations demonstrate that the composite metamaterial array achieves a relative permeability near −1 at the target frequency and significantly optimizes the system's magnetic field distribution. Experimental results demonstrate that, over a transmission distance of 5 to 25 cm, the introduction of this composite metamaterial improves the system's transmission efficiency from 19.8%–49.3% to 40.1%–73.9%. Moreover, even under lateral displacement of the receiving coil, the system retains high efficiency, highlighting its improved robustness against misalignment.

针对磁耦合谐振无线电力传输（MCR-WPT）系统低频时线圈间耦合变化导致的低效率和不稳定性问题进行了研究。我们提出了一种使用差分补偿低频电磁超材料的方法。与传统研究忽略了超材料元件之间的耦合效应不同，本文首先建立了包含相邻元件之间互感耦合的等效电路模型，揭示了元件间耦合导致阵列整体谐振频移的潜在机制。在此基础上，提出了差别化补偿电容器的设计策略。通过对阵列中不同位置的元件分配不同的集总电容器，有效地补偿了这些耦合差异引起的等效电感的变化，从而将阵列谐振频率稳定在85 kHz的目标频率。有限元仿真结果表明，复合超材料阵列在目标频率处的相对磁导率接近- 1，显著优化了系统的磁场分布。实验结果表明，在5 ~ 25 cm的传输距离内，该复合材料的引入将系统的传输效率从19.8% ~ 49.3%提高到40.1% ~ 73.9%。此外，即使在接收线圈横向位移的情况下，系统仍保持高效率，突出了其对不对准的鲁棒性。

{"title":"Design and application of differentiated compensation metamaterials for wireless power transfer system","authors":"Xingming Fan, Yihao Chen, Xin Zhang","doi":"10.1016/j.aeue.2025.156183","DOIUrl":"10.1016/j.aeue.2025.156183","url":null,"abstract":"<div><div>This study addresses the low efficiency and instability of magnetically coupled resonant wireless power transfer (MCR-WPT) systems caused by inter-coil coupling variations at low frequencies. We propose an approach using differentially compensated low-frequency electromagnetic metamaterials. Unlike conventional research that ignores the coupling effects between metamaterial elements, this paper first establishes an equivalent circuit model that incorporates the mutual inductance coupling between adjacent elements, revealing the underlying mechanism by which inter-element coupling causes the overall resonant frequency shift of the array. Furthermore, a differentiated compensation capacitor design strategy is proposed. By assigning different lumped capacitors to elements at different positions in the array, this effectively compensates for the variations in equivalent inductance caused by these coupling differences, thereby stabilizing the array resonant frequency at the target frequency of 85 kHz. Finite element simulations demonstrate that the composite metamaterial array achieves a relative permeability near −1 at the target frequency and significantly optimizes the system's magnetic field distribution. Experimental results demonstrate that, over a transmission distance of 5 to 25 cm, the introduction of this composite metamaterial improves the system's transmission efficiency from 19.8%–49.3% to 40.1%–73.9%. Moreover, even under lateral displacement of the receiving coil, the system retains high efficiency, highlighting its improved robustness against misalignment.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156183"},"PeriodicalIF":3.2,"publicationDate":"2025-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145927450","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Increasing transfer gap while maximizing load power by selecting topologies in wireless power transfer system 无线电力传输系统中拓扑结构的选择在增加传输间隙的同时使负载功率最大化

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-29 DOI: 10.1016/j.aeue.2025.156185

Lunde Ardhenta , Ichijo Hodaka , Takuya Hirata

The coupling coefficient as well as the operating frequency increases or decreases the load power in a wireless power transfer system. The parameter space of coupling coefficient and operating frequency is divided into over-, critically-, and under-coupled regions. The load power at over- and under- coupled regions drops from the critically-coupled region where the power is ideally maximized. This situation for series–series topology has been clarified in the conventional studies. In this paper, the critically-coupled region or critical coupling coefficient for series-parallel and parallel-series topologies is revealed in a mathematically form. The results of this paper suggest a selection of topology to improve load power over longer distance in wireless power transfer.

在无线电力传输系统中，耦合系数和工作频率会增加或减少负载功率。耦合系数和工作频率的参数空间分为过耦合区、临界耦合区和欠耦合区。在过耦合和欠耦合区域的负载功率从理想的功率最大化的临界耦合区域下降。对于串联-串联拓扑的这种情况，传统的研究已经有所阐明。本文用数学形式揭示了串-并联和并联-串联拓扑的临界耦合区域或临界耦合系数。本文的研究结果建议在无线电力传输中选择一种拓扑结构来提高远距离负载功率。

引用次数: 0

A bandwidth controllable dual-band filter integrating effective surface plasmon polaritons and spoof surface plasmon polaritons 一种集成有效表面等离子激元和欺骗表面等离子激元的带宽可控双带滤波器

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-29 DOI: 10.1016/j.aeue.2025.156191

Baoping Ren , Pingping Zhang , Shengli Long , Junhui Qin , Wenlong Zhang , Jun Li , Xuehui Guan

In this paper, a new dual-band filter based on effective surface plasmon polaritons (ESPPs) and spoof surface plasmon polaritons (SSPPs) is designed. Firstly, a two-layer half-mode substrate integrated waveguide (HMSIW) with half size of SIW is proposed to excite an ESPPs mode, which is used to constitute the lower passband of the dual-band filter. Subsequently, periodic grooves are etched on the top metal layer of the ESPPs waveguide to introduce SSPPs, which facilitates the generation of the upper passband. In contrast to the manner of accomplishing dual-band filtering response by harnessing two ESPPs modes propagating at different interfaces, the design method proposed in this paper allows for simplification of the configuration. Moreover, a high degree of independence is demonstrated in the manipulation of the two passbands. Ultimately, a filter with two passbands centered at 2.18 GHz and 3.43 GHz, and corresponding fractional bandwidth of 13.8% and 37.7% is designed. With the simulated maximum insertion loss of 1.3 dB and return loss better than 10.9 dB within two passbands, the filter possesses good transmission performance. In addition, the rejection level of the stopband between two passbands reaches up to −39 dB, exhibiting favorable isolation. For demonstration, a prototype of the dual-band filter is fabricated and measured. The measured results agree well with the simulations, validating the design method and structure.

本文设计了一种基于有效表面等离子激元（ESPPs）和欺骗表面等离子激元（SSPPs）的新型双带滤波器。首先，提出了一种两层半模衬底集成波导（HMSIW），其尺寸为SIW的一半，用于激发ESPPs模式，该模式用于构成双带滤波器的下通带。随后，在ESPPs波导的顶部金属层上蚀刻周期性凹槽以引入ssps，从而促进上通带的产生。与利用在不同接口传播的两个ESPPs模式实现双带滤波响应的方式相反，本文提出的设计方法允许简化配置。此外，在两个密码的操作中表现出高度的独立性。最终设计出以2.18 GHz和3.43 GHz为中心，分数带宽分别为13.8%和37.7%的双通带滤波器。该滤波器在两个通带内的最大模拟插入损耗为1.3 dB，回波损耗小于10.9 dB，具有良好的传输性能。此外，两个通带之间阻带的抑制电平高达- 39 dB，具有良好的隔离性。为了演示，制作了双带滤波器的原型并进行了测量。实测结果与仿真结果吻合较好，验证了设计方法和结构的正确性。

{"title":"A bandwidth controllable dual-band filter integrating effective surface plasmon polaritons and spoof surface plasmon polaritons","authors":"Baoping Ren , Pingping Zhang , Shengli Long , Junhui Qin , Wenlong Zhang , Jun Li , Xuehui Guan","doi":"10.1016/j.aeue.2025.156191","DOIUrl":"10.1016/j.aeue.2025.156191","url":null,"abstract":"<div><div>In this paper, a new dual-band filter based on effective surface plasmon polaritons (ESPPs) and spoof surface plasmon polaritons (SSPPs) is designed. Firstly, a two-layer half-mode substrate integrated waveguide (HMSIW) with half size of SIW is proposed to excite an ESPPs mode, which is used to constitute the lower passband of the dual-band filter. Subsequently, periodic grooves are etched on the top metal layer of the ESPPs waveguide to introduce SSPPs, which facilitates the generation of the upper passband. In contrast to the manner of accomplishing dual-band filtering response by harnessing two ESPPs modes propagating at different interfaces, the design method proposed in this paper allows for simplification of the configuration. Moreover, a high degree of independence is demonstrated in the manipulation of the two passbands. Ultimately, a filter with two passbands centered at 2.18 GHz and 3.43 GHz, and corresponding fractional bandwidth of 13.8% and 37.7% is designed. With the simulated maximum insertion loss of 1.3 dB and return loss better than 10.9 dB within two passbands, the filter possesses good transmission performance. In addition, the rejection level of the stopband between two passbands reaches up to −39 dB, exhibiting favorable isolation. For demonstration, a prototype of the dual-band filter is fabricated and measured. The measured results agree well with the simulations, validating the design method and structure.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156191"},"PeriodicalIF":3.2,"publicationDate":"2025-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145885912","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Design, implementation, and explainable AI evaluation of a compact UWB microstrip patch antenna for 6G applications 用于6G应用的紧凑型超宽带微带贴片天线的设计、实现和可解释的AI评估

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-27 DOI: 10.1016/j.aeue.2025.156178

Farha K. A. , Jasmine P. M. , Fasmi K. A.

The 6.425 GHz to 8.4 GHz frequency band is gaining recognition as a core spectrum for 6G, offering a strong balance between coverage, capacity, and deployment efficiency. As part of the ultra-wideband (UWB) spectrum, this band delivers expansive bandwidth and robust short-range communication, making it ideal for next-generation applications. This paper presents the design, analysis, and implementation of edge-fed dual band rectangular microstrip patch antenna with improved impedance bandwidth through slot-based defected ground structure for 6G applications. The antenna is designed on a substrate of FR4, which has a dielectric constant of 4.4. The measurement result shows that the proposed antenna operates efficiently from 3.31 GHz to 10.53 GHz. The antenna achieves an excellent Voltage Standing Wave Ratio less than 2 over the operational band, indicating perfect impedance matching and minimal signal reflection. This study integrates a machine-learning-assisted framework for bandwidth prediction with SHAP-based explainable AI analysis to identify the most influential design parameters, providing valuable physical insights for performance optimization. It provides a faster and more efficient alternative to repeated full-wave simulations. The combined Electromagnetic–Machine Learning approach enhances both accuracy and explainability, contributing a novel and efficient methodology for antenna design in 6G communication systems.

6.425 GHz至8.4 GHz频段作为6G的核心频谱，在覆盖、容量和部署效率之间取得了良好的平衡，正得到越来越多的认可。作为超宽带（UWB）频谱的一部分，该频段提供广泛的带宽和强大的短距离通信，使其成为下一代应用的理想选择。本文介绍了一种边缘馈电双频矩形微带贴片天线的设计、分析和实现，该天线通过基于插槽的缺陷接地结构改善了6G应用中的阻抗带宽。天线设计在介电常数为4.4的FR4衬底上。测试结果表明，该天线在3.31 GHz ~ 10.53 GHz范围内工作效率高。该天线在工作频带上的电压驻波比小于2，表明阻抗匹配完美，信号反射最小。本研究将机器学习辅助的带宽预测框架与基于shap的可解释AI分析相结合，以确定最具影响力的设计参数，为性能优化提供有价值的物理见解。它提供了一个更快，更有效的替代重复的全波模拟。电磁-机器学习相结合的方法提高了准确性和可解释性，为6G通信系统的天线设计提供了一种新颖有效的方法。

{"title":"Design, implementation, and explainable AI evaluation of a compact UWB microstrip patch antenna for 6G applications","authors":"Farha K. A. , Jasmine P. M. , Fasmi K. A.","doi":"10.1016/j.aeue.2025.156178","DOIUrl":"10.1016/j.aeue.2025.156178","url":null,"abstract":"<div><div>The 6.425 GHz to 8.4 GHz frequency band is gaining recognition as a core spectrum for 6G, offering a strong balance between coverage, capacity, and deployment efficiency. As part of the ultra-wideband (UWB) spectrum, this band delivers expansive bandwidth and robust short-range communication, making it ideal for next-generation applications. This paper presents the design, analysis, and implementation of edge-fed dual band rectangular microstrip patch antenna with improved impedance bandwidth through slot-based defected ground structure for 6G applications. The antenna is designed on a substrate of FR4, which has a dielectric constant of 4.4. The measurement result shows that the proposed antenna operates efficiently from 3.31 GHz to 10.53 GHz. The antenna achieves an excellent Voltage Standing Wave Ratio less than 2 over the operational band, indicating perfect impedance matching and minimal signal reflection. This study integrates a machine-learning-assisted framework for bandwidth prediction with SHAP-based explainable AI analysis to identify the most influential design parameters, providing valuable physical insights for performance optimization. It provides a faster and more efficient alternative to repeated full-wave simulations. The combined Electromagnetic–Machine Learning approach enhances both accuracy and explainability, contributing a novel and efficient methodology for antenna design in 6G communication systems.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156178"},"PeriodicalIF":3.2,"publicationDate":"2025-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145885914","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

High-efficiency and dual-circularly polarized leaky-wave antenna based on mode-modulated spoof surface plasmon polaritons 基于模调制欺骗表面等离子激元极化的高效双圆极化漏波天线

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-23 DOI: 10.1016/j.aeue.2025.156189

Zhang Wen Cheng , Meng Wang , Qian Yao , Zong Ling Zhong , Jia Wei Wang , Sen Zheng , Hui Feng Ma

This paper proposes a mode-modulated leaky-wave antenna (LWA) based on spoof surface plasmon polaritons (SSPPs), featuring spatial high-efficiency right-handed circularly polarized (RHCP) and left-handed circularly polarized (LHCP) radiation in different azimuth directions simultaneously. The LWA consists of the grooved SSPP units loaded with 45°-tilted branch and some same complementary structures etched on the metal ground, where the top-layer SSPP units adopt a symmetric grooved design to improve circular polarization purity. The application of mode modulation theory significantly enhances leaky-wave radiation, enabling the proposed LWA to achieve extremely high radiation efficiency. Simulation and experimental results show that the proposed LWA achieves frequency beam-scanning RHCP radiation from 1° to 33° and LHCP radiation from 179° to 147° with high radiation efficiency of over 97 %.

提出了一种基于欺骗表面等离子体极化子（SSPPs）的调制漏波天线（LWA），该天线同时具有不同方位方向的空间高效右手圆极化（RHCP）和左手圆极化（LHCP）辐射。LWA由加载45°倾斜分支的槽形SSPP单元和蚀刻在金属地面上的一些相同的互补结构组成，其中顶层SSPP单元采用对称槽形设计，以提高圆偏振纯度。模调制理论的应用显著增强了漏波辐射，使所提出的LWA具有极高的辐射效率。仿真和实验结果表明，该方法实现了1°~ 33°的频率波束扫描RHCP辐射和179°~ 147°的频率波束扫描LHCP辐射，辐射效率高达97%以上。

引用次数: 0

Design of a dual-band capsule antenna based on effective relative permittivity for realistic implantable medical devices 基于有效相对介电常数的实用型植入式医疗器械双频胶囊天线设计

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-23 DOI: 10.1016/j.aeue.2025.156188

Mert Ciflik, S. Cumhur Basaran

The effective relative permittivity (ε_eff) of planar capsule antennas differs significantly from that of antennas implanted directly into biological tissue. However, this distinction has been largely overlooked in most planar capsule antenna designs reported in the recent literature for implantable medical devices (IMDs), where it is commonly assumed that antenna performance in direct tissue implantation is equally valid within a capsule environment. In this article, the ε_eff of a microstrip antenna is first calculated using an efficient analytical model for both implantation scenarios. Based on these insights, a dual-band planar capsule antenna with a novel configuration is proposed for implantable and ingestible applications, carefully designed with consideration of the effective relative permittivity to ensure robust performance. The proposed antenna features a compact footprint of 14 mm × 14 mm × 0.634 mm³ and operates in both the 402 MHz MICS and 2.4 GHz ISM bands. The miniaturized dual-band antenna configuration is achieved by combining an efficient radiator, a shorting pin, and a slotted ground plane. A prototype of the proposed antenna, whose numerical design and analysis were conducted on both homogeneous muscle tissue and realistic human models, was encapsulated, and its performance was measured using minced meat.

平面胶囊天线的有效相对介电常数（εeff）与直接植入生物组织的天线有显著差异。然而，在最近的植入式医疗器械（imd）文献中报道的大多数平面胶囊天线设计中，这一区别在很大程度上被忽视了，在这些设计中，通常认为直接组织植入的天线性能在胶囊环境中同样有效。本文首先用一种有效的解析模型计算了两种植入情况下微带天线的εeff。基于这些见解，提出了一种具有新颖结构的双频平面胶囊天线，用于植入和可摄取的应用，精心设计时考虑了有效的相对介电常数，以确保稳健的性能。该天线占地面积为14 mm × 14 mm × 0.634 mm3，可在402 MHz MICS和2.4 GHz ISM频段工作。小型化的双频天线配置是通过结合一个高效的散热器、一个短引脚和一个开槽的接平面来实现的。设计了该天线的原型，在均匀肌肉组织和真实人体模型上进行了数值设计和分析，并使用肉末对其性能进行了测量。

{"title":"Design of a dual-band capsule antenna based on effective relative permittivity for realistic implantable medical devices","authors":"Mert Ciflik, S. Cumhur Basaran","doi":"10.1016/j.aeue.2025.156188","DOIUrl":"10.1016/j.aeue.2025.156188","url":null,"abstract":"<div><div>The effective relative permittivity (<em>ε</em><sub><em>eff</em></sub>) of planar capsule antennas differs significantly from that of antennas implanted directly into biological tissue. However, this distinction has been largely overlooked in most planar capsule antenna designs reported in the recent literature for implantable medical devices (IMDs), where it is commonly assumed that antenna performance in direct tissue implantation is equally valid within a capsule environment. In this article, the <em>ε</em><sub><em>eff</em></sub> of a microstrip antenna is first calculated using an efficient analytical model for both implantation scenarios. Based on these insights, a dual-band planar capsule antenna with a novel configuration is proposed for implantable and ingestible applications, carefully designed with consideration of the effective relative permittivity to ensure robust performance. The proposed antenna features a compact footprint of 14 mm × 14 mm × 0.634 mm<sup>3</sup> and operates in both the 402 MHz MICS and 2.4 GHz ISM bands. The miniaturized dual-band antenna configuration is achieved by combining an efficient radiator, a shorting pin, and a slotted ground plane. A prototype of the proposed antenna, whose numerical design and analysis were conducted on both homogeneous muscle tissue and realistic human models, was encapsulated, and its performance was measured using minced meat.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156188"},"PeriodicalIF":3.2,"publicationDate":"2025-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145842265","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

OpenCL-accelerated FPGA for real-time AES-128 signal encryption and decryption 用于实时AES-128信号加解密的opencl加速FPGA

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-23 DOI: 10.1016/j.aeue.2025.156187

Iman Firmansyah , Bambang Setiadi , Suyoto Suyoto , Salita Ulitia Prini , Ratna Indrawijaya , Budiman P.A. Rohman , Yoshiki Yamaguchi

The growing demand for secure, real-time signal transmission in applications such as IoT, communication systems, and multimedia necessitates low-latency cryptographic solutions. FPGAs are well-suited for this task due to their parallelism and high-throughput capabilities. However, conventional development using hardware description languages (HDLs) can be time-consuming, especially when debugging complex systems. To address these limitations, this work introduces an OpenCL-based framework for implementing real-time AES-128 encryption and decryption on FPGA platforms. The proposed method leverages hardware acceleration and high-level synthesis (HLS) to significantly reduce development time while sustaining high computational performance. A custom analog-to-digital converter (ADC) module based on the Avalon Streaming interface was developed to facilitate continuous data acquisition and real-time signal encryption through OpenCL I/O streaming channels. The system was implemented on an Intel Cyclone V FPGA, interfaced with a dual-channel, 14-bit ADC operating at 100 MHz. Experimental results show that the optimized AES-128 encryption pipeline achieved 98% of its theoretical maximum throughput (3.15 Gbps) when processing streamed ADC input, while the decryption process reached 98% of its peak throughput (9.6 Gbps) when using DDR memory.

物联网、通信系统和多媒体等应用对安全、实时信号传输的需求不断增长，需要低延迟的加密解决方案。fpga由于其并行性和高吞吐量能力而非常适合此任务。然而，使用硬件描述语言（hdl）的传统开发可能非常耗时，特别是在调试复杂系统时。为了解决这些限制，本工作引入了一个基于opencl的框架，用于在FPGA平台上实现实时AES-128加密和解密。所提出的方法利用硬件加速和高级合成（HLS）来显著缩短开发时间，同时保持高计算性能。开发了基于Avalon流接口的定制模数转换器（ADC）模块，通过OpenCL I/O流通道实现连续数据采集和实时信号加密。该系统在Intel Cyclone V FPGA上实现，接口是一个工作频率为100 MHz的双通道14位ADC。实验结果表明，优化后的AES-128加密管道在处理流式ADC输入时达到理论最大吞吐量（3.15 Gbps）的98%，而在使用DDR内存时，解密过程达到其峰值吞吐量（9.6 Gbps）的98%。

{"title":"OpenCL-accelerated FPGA for real-time AES-128 signal encryption and decryption","authors":"Iman Firmansyah , Bambang Setiadi , Suyoto Suyoto , Salita Ulitia Prini , Ratna Indrawijaya , Budiman P.A. Rohman , Yoshiki Yamaguchi","doi":"10.1016/j.aeue.2025.156187","DOIUrl":"10.1016/j.aeue.2025.156187","url":null,"abstract":"<div><div>The growing demand for secure, real-time signal transmission in applications such as IoT, communication systems, and multimedia necessitates low-latency cryptographic solutions. FPGAs are well-suited for this task due to their parallelism and high-throughput capabilities. However, conventional development using hardware description languages (HDLs) can be time-consuming, especially when debugging complex systems. To address these limitations, this work introduces an OpenCL-based framework for implementing real-time AES-128 encryption and decryption on FPGA platforms. The proposed method leverages hardware acceleration and high-level synthesis (HLS) to significantly reduce development time while sustaining high computational performance. A custom analog-to-digital converter (ADC) module based on the Avalon Streaming interface was developed to facilitate continuous data acquisition and real-time signal encryption through OpenCL I/O streaming channels. The system was implemented on an Intel Cyclone V FPGA, interfaced with a dual-channel, 14-bit ADC operating at 100 MHz. Experimental results show that the optimized AES-128 encryption pipeline achieved 98% of its theoretical maximum throughput (3.15 Gbps) when processing streamed ADC input, while the decryption process reached 98% of its peak throughput (9.6 Gbps) when using DDR memory.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156187"},"PeriodicalIF":3.2,"publicationDate":"2025-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145842264","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A high-sensitivity CMOS rectifier with wide input power range for ambient RF energy harvesting 一种高灵敏度CMOS整流器，具有宽输入功率范围，用于环境射频能量收集

IF 3.2 3区计算机科学 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC

Aeu-International Journal of Electronics and Communications

Pub Date : 2025-12-22 DOI: 10.1016/j.aeue.2025.156181

Chen Wang, Jian Liu, Ang Li, Di Luo, Rui Wang, Kang Zeng

This paper presents a CMOS rectifier with wide power dynamic range (PDR) and high-sensitivity for RF energy harvesting. It is developed based on the conventional cross-coupled differentially-driven (CCDD) topology. In this rectifier, a voltage divider is introduced to provide the gate voltage for the bias circuit and to clamp the output voltage. This divider exists between output dc voltage (

V_{OUT}

) and the ground reference (

V_{SS}

). This bias circuit can be used to set the gate voltage of the rectifying MOSFETs. The proposed bias circuit can be employed to enhance the NMOS transistors’ gate voltage and reduce that of the PMOS transistors. This mechanism serves to extend the rectifier’s PDR. For validation, this rectifier is designed and simulated in a 40-nm CMOS process in Cadence software. The post-simulation results show that the proposed rectifier achieves a 87% peak power conversion efficiency (PCE) with a -18.9 dBm input power (

P_{in}

), a 33.8 dB PDR (from -38.8 dBm to -5 dBm) for PCE

>

20% and a -19.4 dBm sensitivity with a 1-V output voltage.

提出了一种具有宽功率动态范围和高灵敏度的射频能量采集CMOS整流器。它是在传统交叉耦合差分驱动（CCDD）拓扑的基础上发展起来的。在整流器中，引入分压器为偏置电路提供栅极电压并箝位输出电压。这个分压器存在于输出直流电压（VOUT）和接地基准（VSS）之间。该偏置电路可用于设置整流mosfet的栅极电压。所提出的偏置电路可以提高NMOS晶体管的栅极电压，降低PMOS晶体管的栅极电压。该机制用于扩展整流器的PDR。为了验证，在Cadence软件中设计了该整流器，并在40纳米CMOS工艺中进行了仿真。后置仿真结果表明，该整流器在输入功率为-18.9 dBm时，峰值功率转换效率（PCE）为87%；在输出电压为1v时，峰值功率转换效率（PCE）为33.8 dB（从-38.8 dBm到-5 dBm）；灵敏度为-19.4 dBm。

{"title":"A high-sensitivity CMOS rectifier with wide input power range for ambient RF energy harvesting","authors":"Chen Wang, Jian Liu, Ang Li, Di Luo, Rui Wang, Kang Zeng","doi":"10.1016/j.aeue.2025.156181","DOIUrl":"10.1016/j.aeue.2025.156181","url":null,"abstract":"<div><div>This paper presents a CMOS rectifier with wide power dynamic range (PDR) and high-sensitivity for RF energy harvesting. It is developed based on the conventional cross-coupled differentially-driven (CCDD) topology. In this rectifier, a voltage divider is introduced to provide the gate voltage for the bias circuit and to clamp the output voltage. This divider exists between output dc voltage (<span><math><msub><mrow><mi>V</mi></mrow><mrow><mtext>OUT</mtext></mrow></msub></math></span>) and the ground reference (<span><math><msub><mrow><mi>V</mi></mrow><mrow><mtext>SS</mtext></mrow></msub></math></span>). This bias circuit can be used to set the gate voltage of the rectifying MOSFETs. The proposed bias circuit can be employed to enhance the NMOS transistors’ gate voltage and reduce that of the PMOS transistors. This mechanism serves to extend the rectifier’s PDR. For validation, this rectifier is designed and simulated in a 40-nm CMOS process in Cadence software. The post-simulation results show that the proposed rectifier achieves a 87% peak power conversion efficiency (PCE) with a -18.9dBm input power (<span><math><msub><mrow><mi>P</mi></mrow><mrow><mtext>in</mtext></mrow></msub></math></span>), a 33.8dB PDR (from -38.8dBm to -5dBm) for PCE <span><math><mo>></mo></math></span> 20% and a -19.4dBm sensitivity with a 1-V output voltage.</div></div>","PeriodicalId":50844,"journal":{"name":"Aeu-International Journal of Electronics and Communications","volume":"206 ","pages":"Article 156181"},"PeriodicalIF":3.2,"publicationDate":"2025-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145842267","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0