Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.612888
A. Cruz
A new approach was used in the development of the implementation of a minimal test vector generation algorithm for single and multiple fault detection in a PLA. The conversion of product terms from binary notation to decimal notation simplifies the development of the C language subroutines used for the implementation. The ordered position in our approach allows us to find a complete test vector in a single comparison in some instances and makes it feasible to find complete test vectors having a d/sub H/=k in an n-dimensional subspace, e.g., even if 99.21875% of the minterms in an 8-dimensional subspace are bounded.
{"title":"An object oriented programming approach for the generation of test vectors for VLSI design","authors":"A. Cruz","doi":"10.1109/ISCAS.1997.612888","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.612888","url":null,"abstract":"A new approach was used in the development of the implementation of a minimal test vector generation algorithm for single and multiple fault detection in a PLA. The conversion of product terms from binary notation to decimal notation simplifies the development of the C language subroutines used for the implementation. The ordered position in our approach allows us to find a complete test vector in a single comparison in some instances and makes it feasible to find complete test vectors having a d/sub H/=k in an n-dimensional subspace, e.g., even if 99.21875% of the minterms in an 8-dimensional subspace are bounded.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"14 1","pages":"2725-2728 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89630967","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.621438
C. Low
This paper examine the problem of reconfiguring two dimensional VLSI/WSI arrays via the degradation approach. In this approach, all elements are treated uniformly and no elements are dedicated as spares. The goal is to derive a fault-free subarray T from the defective host array such that the dimensions of T are larger than some specified minimum. This problem is known to be NP-complete under the constraint of row bypass and column rerouting. However, we show that a special case of the reconfiguration problem is optimally solvable in linear time. Using this result, a new fast and efficient reconfiguration algorithm is proposed for the general problem. Empirical study shows that the new algorithm indeed produce good results in terms of the percentages of harvest and degradation of VLSI/WSI arrays.
{"title":"Reconfiguration of degradable VLSI/WSI arrays under the constraint of row bypass and column rerouting","authors":"C. Low","doi":"10.1109/ISCAS.1997.621438","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.621438","url":null,"abstract":"This paper examine the problem of reconfiguring two dimensional VLSI/WSI arrays via the degradation approach. In this approach, all elements are treated uniformly and no elements are dedicated as spares. The goal is to derive a fault-free subarray T from the defective host array such that the dimensions of T are larger than some specified minimum. This problem is known to be NP-complete under the constraint of row bypass and column rerouting. However, we show that a special case of the reconfiguration problem is optimally solvable in linear time. Using this result, a new fast and efficient reconfiguration algorithm is proposed for the general problem. Empirical study shows that the new algorithm indeed produce good results in terms of the percentages of harvest and degradation of VLSI/WSI arrays.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"3 1","pages":"1604-1607 vol.3"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90546565","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.612895
V. Milanovic, M. Gaitan, E. D. Bowen, N. Tea, M. Zaghloul
This paper presents two implementations of efficient thermoelectric microwave power sensors fabricated through commercial CMOS processes with additional maskless etching. Two types of thermocouple detectors were fabricated and tested. Both types measure true rms power of signals in the frequency range up to 20 GHz and input power range from -30 dBm to +10 dBm. The devices have linearity better than /spl plusmn/0.4% for output dc voltage vs. input microwave power over this 40 dB dynamic range. Measurements obtained using an automatic network analyzer show an acceptable input return loss of less than -20 dB over the entire frequency range.
{"title":"Implementation of thermoelectric microwave power sensors in CMOS technology","authors":"V. Milanovic, M. Gaitan, E. D. Bowen, N. Tea, M. Zaghloul","doi":"10.1109/ISCAS.1997.612895","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.612895","url":null,"abstract":"This paper presents two implementations of efficient thermoelectric microwave power sensors fabricated through commercial CMOS processes with additional maskless etching. Two types of thermocouple detectors were fabricated and tested. Both types measure true rms power of signals in the frequency range up to 20 GHz and input power range from -30 dBm to +10 dBm. The devices have linearity better than /spl plusmn/0.4% for output dc voltage vs. input microwave power over this 40 dB dynamic range. Measurements obtained using an automatic network analyzer show an acceptable input return loss of less than -20 dB over the entire frequency range.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"438 1","pages":"2753-2756 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76665219","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.622089
Jiaming Li, J. S. Jin
This paper presents our efforts on improving wavelet transform based image coding. In particular, by making use of efficient image edge extension, a high performance significant-wavelet-coefficient-based image coding (SWCBIC) is developed. Compared with the performance of original significant-wavelet-coefficient-based scheme, namely embedded zerotree wavelet (EZW) coding, our algorithm shows improvement on image quality, especially at a high compression ratio.
{"title":"Improving image coding using significance of wavelet coefficients with an efficient edge extension","authors":"Jiaming Li, J. S. Jin","doi":"10.1109/ISCAS.1997.622089","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.622089","url":null,"abstract":"This paper presents our efforts on improving wavelet transform based image coding. In particular, by making use of efficient image edge extension, a high performance significant-wavelet-coefficient-based image coding (SWCBIC) is developed. Compared with the performance of original significant-wavelet-coefficient-based scheme, namely embedded zerotree wavelet (EZW) coding, our algorithm shows improvement on image quality, especially at a high compression ratio.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"59 1","pages":"1309-1312 vol.2"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78166160","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.621871
Y. Ni, V. Vittal, W. Kliemann
In this paper a scanning tool based on the normal form technique is developed for the investigation of nonlinear modal behavior of AC/DC power systems with DC power modulation. The AC-DC interface variables are solved by symbolic calculation software MAPLE. A state space model is then formed for normal form method with second order approximation. A 4-generator AC/DC power system is studied with different fault locations and various input signals for DC power modulation.
{"title":"Investigation of nonlinear modal behavior of HVDC/AC power systems through a scanning tool via normal form technique","authors":"Y. Ni, V. Vittal, W. Kliemann","doi":"10.1109/ISCAS.1997.621871","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.621871","url":null,"abstract":"In this paper a scanning tool based on the normal form technique is developed for the investigation of nonlinear modal behavior of AC/DC power systems with DC power modulation. The AC-DC interface variables are solved by symbolic calculation software MAPLE. A state space model is then formed for normal form method with second order approximation. A 4-generator AC/DC power system is studied with different fault locations and various input signals for DC power modulation.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"72 1","pages":"945-948 vol.2"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75193021","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.622026
R. Porter, N. Canagarajah
A Gabor filter based feature extraction scheme for texture classification is proposed. By using a novel set of circularly symmetric filters, rotation invariance is achieved. The scheme offers a high classification performance on textures at any orientation using both fewer features and a smaller area of analysis than most existing schemes. The performance of the scheme on noisy images is also investigated, demonstrating a high robustness to noise.
{"title":"Gabor filters for rotation invariant texture classification","authors":"R. Porter, N. Canagarajah","doi":"10.1109/ISCAS.1997.622026","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.622026","url":null,"abstract":"A Gabor filter based feature extraction scheme for texture classification is proposed. By using a novel set of circularly symmetric filters, rotation invariance is achieved. The scheme offers a high classification performance on textures at any orientation using both fewer features and a smaller area of analysis than most existing schemes. The performance of the scheme on noisy images is also investigated, demonstrating a high robustness to noise.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"16 1","pages":"1193-1196 vol.2"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75468792","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.608688
P. Favrat, P. Deval, M. Declercq
A charge pump cell is used to make a voltage doubler using improved serial switches. The PMOS transistor used for the serial switch is analyzed and a model ready for simulation is described. The importance of capacitors is shown with plots of efficiency versus load and stray capacitors. Several optimizations and problems arising at low voltage or high frequency are presented. The substrate current is totally suppressed by the technique of bulk commutation. The real efficiency, when all optimizations are implemented, approaches 80%.
{"title":"An improved voltage doubler in a standard CMOS technology","authors":"P. Favrat, P. Deval, M. Declercq","doi":"10.1109/ISCAS.1997.608688","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.608688","url":null,"abstract":"A charge pump cell is used to make a voltage doubler using improved serial switches. The PMOS transistor used for the serial switch is analyzed and a model ready for simulation is described. The importance of capacitors is shown with plots of efficiency versus load and stray capacitors. Several optimizations and problems arising at low voltage or high frequency are presented. The substrate current is totally suppressed by the technique of bulk commutation. The real efficiency, when all optimizations are implemented, approaches 80%.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"4 1","pages":"249-252 vol.1"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78482809","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.612821
T. Deng
This paper proposes a new method for designing two-dimensional (2-D) variable digital filters with arbitrary variable magnitude characteristics and linear phases. By combining the given variable magnitude specification with linear phase specification, we first form a variable 2-D frequency response specification. Then we propose a real-complex decomposition method for decomposing the complex-valued variable specification into real-valued and complex-valued components. Finally, the resulting real-valued components are approximated by using 1-D polynomials, and the complex-valued components are approximated by the normal constant 2-D filters. Connecting the 1-D polynomials and 2-D constant filters obtains a variable 2-D filter. The significant advantage of the design method lies in that it can reduce the original difficult problem to a set of easier ones through the real-complex decomposition of the given variable specification.
{"title":"Linear phase variable 2-D filter design using real-complex decomposition","authors":"T. Deng","doi":"10.1109/ISCAS.1997.612821","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.612821","url":null,"abstract":"This paper proposes a new method for designing two-dimensional (2-D) variable digital filters with arbitrary variable magnitude characteristics and linear phases. By combining the given variable magnitude specification with linear phase specification, we first form a variable 2-D frequency response specification. Then we propose a real-complex decomposition method for decomposing the complex-valued variable specification into real-valued and complex-valued components. Finally, the resulting real-valued components are approximated by using 1-D polynomials, and the complex-valued components are approximated by the normal constant 2-D filters. Connecting the 1-D polynomials and 2-D constant filters obtains a variable 2-D filter. The significant advantage of the design method lies in that it can reduce the original difficult problem to a set of easier ones through the real-complex decomposition of the given variable specification.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"51 1","pages":"2457-2460 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75831876","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.612809
X. Xia
In this paper, we propose a new precoding scheme for intersymbol interference (ISI) cancellation using multirate filterbanks. The ISI channel may not have inverses, such as frequency-selective fading channels. We present a necessary and sufficient condition on an FIR ISI transfer function in terms of its zero set such that a linear FIR ideal equalizer exists. The condition is easy to check and satisfy. Designs of pre/postcodings are also presented. A numerical example is presented to illustrate the theory.
{"title":"A new precoding for ISI cancellation using multirate filterbanks","authors":"X. Xia","doi":"10.1109/ISCAS.1997.612809","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.612809","url":null,"abstract":"In this paper, we propose a new precoding scheme for intersymbol interference (ISI) cancellation using multirate filterbanks. The ISI channel may not have inverses, such as frequency-selective fading channels. We present a necessary and sufficient condition on an FIR ISI transfer function in terms of its zero set such that a linear FIR ideal equalizer exists. The condition is easy to check and satisfy. Designs of pre/postcodings are also presented. A numerical example is presented to illustrate the theory.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"20 1","pages":"2409-2412 vol.4"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"73123367","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1997-06-09DOI: 10.1109/ISCAS.1997.622169
Hao-Ping Hong, Jiin-Chuan Wu
A modified active addressing technique, which combines the ideas of PHM active addressing and subgroup, is proposed to make possible high-brightness, high-contrast, gray-scale, low-voltage, and low-cost STN displays. Based on this technique, a driver controller for 240/spl times/640 STN LCDs is implemented into an IC.
{"title":"The controller IC for modified active addressing STN LCDs","authors":"Hao-Ping Hong, Jiin-Chuan Wu","doi":"10.1109/ISCAS.1997.622169","DOIUrl":"https://doi.org/10.1109/ISCAS.1997.622169","url":null,"abstract":"A modified active addressing technique, which combines the ideas of PHM active addressing and subgroup, is proposed to make possible high-brightness, high-contrast, gray-scale, low-voltage, and low-cost STN displays. Based on this technique, a driver controller for 240/spl times/640 STN LCDs is implemented into an IC.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"12 1","pages":"1417-1420 vol.2"},"PeriodicalIF":0.0,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74272431","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：