首页 > 最新文献

Analog Integrated Circuits and Signal Processing最新文献

英文 中文
A novel direct calculation algorithm using Taylor expansion in FPGA for DDS signal quality enhancement 在FPGA中提出了一种新的直接计算算法,用于DDS信号质量的增强
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-30 DOI: 10.1007/s10470-025-02473-2
Dingyi Ma, Ze Liu, Jingming Cao, Junjie Li, Zewen Wan, Yizhou Zhou

The precision measurement of capacitance necessitates the utilisation of a precision capacitance bridge, wherein a sine signal serves as a reference. Consequently, the precision of the sine signal is of paramount importance for the precision measurement of capacitance. In the conventional method of generating a sine signal, a look-up table is employed as the data source. However, the look-up table approach necessitates an excessive amount of read-only memory space to fulfil the requirements of high-precision scenarios. In this paper, we proposes an novel algorithm based on Taylor expansion to calculate the sine function. This algorithm doesn’t use any read-only storage space. Compared with the Coordinate Rotation Digital Computer algorithm in computer, it is based on the pipelined architecture to balance latency and digital signal processor resource consumption. For the Lagrange residual term error problem of Taylor expansion, the optimization algorithm using trigonometric periodicity and the complementary algorithm of sine and cosine functions is proposed. To evaluate the accuracy of the sine function generated by the algorithm, direct digital synthesis and digital to analog converter outputs are utilized to improve the accuracy and enhance the total harmonic distortion as compared to the conventional algorithm.

电容的精确测量需要使用精密电容桥,其中正弦信号作为参考。因此,正弦信号的精度对于电容的精确测量至关重要。在产生正弦信号的传统方法中,使用查找表作为数据源。然而,查找表方法需要大量的只读内存空间来满足高精度场景的需求。本文提出了一种新的基于泰勒展开的正弦函数计算算法。该算法不占用任何只读存储空间。与计算机中的坐标旋转数字计算机算法相比,该算法基于流水线架构,平衡了延迟和数字信号处理器资源消耗。针对泰勒展开式的拉格朗日残差项误差问题,提出了利用三角周期性和正弦余弦函数互补的优化算法。为了评估该算法生成的正弦函数的精度,与传统算法相比,利用直接数字合成和数模转换器输出来提高精度并增强总谐波失真。
{"title":"A novel direct calculation algorithm using Taylor expansion in FPGA for DDS signal quality enhancement","authors":"Dingyi Ma,&nbsp;Ze Liu,&nbsp;Jingming Cao,&nbsp;Junjie Li,&nbsp;Zewen Wan,&nbsp;Yizhou Zhou","doi":"10.1007/s10470-025-02473-2","DOIUrl":"10.1007/s10470-025-02473-2","url":null,"abstract":"<div><p>The precision measurement of capacitance necessitates the utilisation of a precision capacitance bridge, wherein a sine signal serves as a reference. Consequently, the precision of the sine signal is of paramount importance for the precision measurement of capacitance. In the conventional method of generating a sine signal, a look-up table is employed as the data source. However, the look-up table approach necessitates an excessive amount of read-only memory space to fulfil the requirements of high-precision scenarios. In this paper, we proposes an novel algorithm based on Taylor expansion to calculate the sine function. This algorithm doesn’t use any read-only storage space. Compared with the Coordinate Rotation Digital Computer algorithm in computer, it is based on the pipelined architecture to balance latency and digital signal processor resource consumption. For the Lagrange residual term error problem of Taylor expansion, the optimization algorithm using trigonometric periodicity and the complementary algorithm of sine and cosine functions is proposed. To evaluate the accuracy of the sine function generated by the algorithm, direct digital synthesis and digital to analog converter outputs are utilized to improve the accuracy and enhance the total harmonic distortion as compared to the conventional algorithm.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145210569","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An efficient hilbert envelope and factor analysis based Estimation of R-peaks in ECG signal 基于希尔伯特包络和因子分析的心电信号r -峰估计
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-30 DOI: 10.1007/s10470-025-02508-8
Varun Gupta, Vikas Mittal, Monika Mittal, Sandeep Santosh, Zahied Azam

In the present situation of health informatics, appropriate pre-processing tools are necessary to judge actual condition. In this direction, Electrocardiogram (ECG) is the right tool which shows electrical activity of the heart. This tool gives its output in the form of electrical signal having three different wave components namely; P-wave, QRS wave (complex), and T-wave. In this paper combination of three efficient techniques viz. Digital bandpass filtering (DBPF), Hilbert envelope, and Factor analysis is used for ECG signal analysis. The analysis of ECG signal is done by estimating position of R-peaks in MIT-BIH Arrhythmia (MIT-BIH Arr) database. The proposed technique has proved its utility in cardiology by establishing Sensitivity (Se) of 99.95%, Positive Predictivity (Pp) of 99.97%, Accuracy (Acc) of 99.92% and Signal-to-Noise Ratio (SNR) of 37.71dB in considered 18 datasets of MIT-BIH Arr database. In the common datasets used by different researchers, the proposed methodology secured Se of 99.98%, Pp of 99.98%, Acc of 99.96%, and SNR of 39.78dB. The proposed methodology is also compared with well established research works and showing significant improvements in their parameters viz. Se, Pp and Acc. Different work proposed by various authors on ECG signal analysis have been compared. The proposed technique is definitely important for medical engineering applications in estimating correct health condition (by R-peaks detection).

在卫生信息学的现状下,需要适当的预处理工具来判断实际情况。在这个方向上,心电图(ECG)是显示心脏电活动的正确工具。该工具以具有三种不同波分量的电信号形式输出,即;p波、QRS波(复)、t波。本文结合数字带通滤波、希尔伯特包络和因子分析三种有效的方法对心电信号进行分析。心电信号分析是通过估计MIT-BIH心律失常(MIT-BIH Arr)数据库中r -峰的位置来完成的。通过在麻省理工学院- bih Arr数据库的18个数据集中建立灵敏度(Se)为99.95%,阳性预测率(Pp)为99.97%,准确度(Acc)为99.92%,信噪比(SNR)为37.71dB,证明了该技术在心脏病学中的实用性。在不同研究人员使用的常用数据集中,该方法的Se为99.98%,Pp为99.98%,Acc为99.96%,信噪比为39.78dB。所提出的方法还与已建立的研究工作进行了比较,并显示出其参数(即Se, Pp和Acc)的显着改进。比较了不同作者在心电信号分析方面所做的不同工作。所提出的技术对于医学工程应用中估计正确的健康状况(通过r峰检测)绝对是重要的。
{"title":"An efficient hilbert envelope and factor analysis based Estimation of R-peaks in ECG signal","authors":"Varun Gupta,&nbsp;Vikas Mittal,&nbsp;Monika Mittal,&nbsp;Sandeep Santosh,&nbsp;Zahied Azam","doi":"10.1007/s10470-025-02508-8","DOIUrl":"10.1007/s10470-025-02508-8","url":null,"abstract":"<div><p>In the present situation of health informatics, appropriate pre-processing tools are necessary to judge actual condition. In this direction, Electrocardiogram (ECG) is the right tool which shows electrical activity of the heart. This tool gives its output in the form of electrical signal having three different wave components namely; P-wave, QRS wave (complex), and T-wave. In this paper combination of three efficient techniques viz. Digital bandpass filtering (DBPF), Hilbert envelope, and Factor analysis is used for ECG signal analysis. The analysis of ECG signal is done by estimating position of R-peaks in MIT-BIH Arrhythmia (MIT-BIH Arr) database. The proposed technique has proved its utility in cardiology by establishing Sensitivity (Se) of 99.95%, Positive Predictivity (Pp) of 99.97%, Accuracy (Acc) of 99.92% and Signal-to-Noise Ratio (SNR) of 37.71dB in considered 18 datasets of MIT-BIH Arr database. In the common datasets used by different researchers, the proposed methodology secured Se of 99.98%, Pp of 99.98%, Acc of 99.96%, and SNR of 39.78dB. The proposed methodology is also compared with well established research works and showing significant improvements in their parameters viz. Se, Pp and Acc. Different work proposed by various authors on ECG signal analysis have been compared. The proposed technique is definitely important for medical engineering applications in estimating correct health condition (by R-peaks detection).</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145210568","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Performance characterization of compact pentagon-based 4 × 4 and 8 × 8 MIMO antennas 基于五角大楼的紧凑4 × 4和8 × 8 MIMO天线的性能表征
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-27 DOI: 10.1007/s10470-025-02491-0
Shibani Tripathy, Diptimayee Konhar, Ananda Kumar Behera

This manuscript presents a 4-element (40 × 40 mm2) and 8-element (80 × 80 mm2) Multiple-Input Multiple-Output (MIMO) antenna designed for 5th generation technology within the sub-6 GHz frequency range. Each element of the MIMO antenna, which comprises a perturbed pentagon rectangular-cut antenna, is arranged in an orthogonal configuration on a single substrate. To ensure optimal performance, a circular ring-like strip is added on the pentagon-shaped patch. The novel printed sub-6 GHz antenna is fed by a microstrip line. Parallel strips (4-element) and corner isolating strips on the ground plane (8-element) are the key segments that improve isolation. The unique MIMO antenna design contributes to the desired return loss and isolation characteristics. The achieved parameters for the designed antenna; Envelope Correlation Coefficient (ECC) < 0.002, Diversity Gain (DG) ≈9.99 dB and Channel Capacity Loss (CCL) < 0.1bps/ Hz, show acceptable MIMO performance. This design will support large-scale IoT utilization with better dependability and data throughput.

本文介绍了一种用于sub-6 GHz频率范围内的第五代技术的4元(40 × 40 mm2)和8元(80 × 80 mm2)多输入多输出(MIMO)天线。MIMO天线的每个元件,包括一个摄动五边形矩形切割天线,以正交结构布置在单个基板上。为了保证最佳的性能,在五边形的贴片上增加了一个环形的条带。该天线采用微带线馈电。平行带(4元)和接面角隔离带(8元)是提高隔离的关键段。独特的MIMO天线设计有助于实现所需的回波损耗和隔离特性。所设计天线的实现参数;包络相关系数(ECC)为0.002,分集增益(DG)≈9.99 dB,信道容量损耗(CCL)为0.1bps/ Hz,具有可接受的MIMO性能。该设计将支持大规模物联网利用,具有更好的可靠性和数据吞吐量。
{"title":"Performance characterization of compact pentagon-based 4 × 4 and 8 × 8 MIMO antennas","authors":"Shibani Tripathy,&nbsp;Diptimayee Konhar,&nbsp;Ananda Kumar Behera","doi":"10.1007/s10470-025-02491-0","DOIUrl":"10.1007/s10470-025-02491-0","url":null,"abstract":"<div><p>This manuscript presents a 4-element (40 × 40 mm<sup>2</sup>) and 8-element (80 × 80 mm<sup>2</sup>) Multiple-Input Multiple-Output (MIMO) antenna designed for 5th generation technology within the sub-6 GHz frequency range. Each element of the MIMO antenna, which comprises a perturbed pentagon rectangular-cut antenna, is arranged in an orthogonal configuration on a single substrate. To ensure optimal performance, a circular ring-like strip is added on the pentagon-shaped patch. The novel printed sub-6 GHz antenna is fed by a microstrip line. Parallel strips (4-element) and corner isolating strips on the ground plane (8-element) are the key segments that improve isolation. The unique MIMO antenna design contributes to the desired return loss and isolation characteristics. The achieved parameters for the designed antenna; Envelope Correlation Coefficient (ECC) &lt; 0.002, Diversity Gain (DG) ≈9.99 dB and Channel Capacity Loss (CCL) &lt; 0.1bps/ Hz, show acceptable MIMO performance. This design will support large-scale IoT utilization with better dependability and data throughput.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145210901","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Advanced Fractional Calculus Approach to RC Electrical Circuit Modeling: Analytical Solutions and Comparative Behavioral Analysis RC电路建模的高级分数阶微积分方法:解析解和比较行为分析
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-26 DOI: 10.1007/s10470-025-02511-z
Enes Ata, İsmail Onur Kıymaz, Hacı Mehmet Başkonuş

This paper introduces a novel fractional-order model of the classical RC electrical circuit by incorporating the generalized Caputo fractional derivative of order (0<psi le 1) and a fractional time constant (tau _{psi }). Using generalized Laplace and inverse Laplace transform techniques, explicit analytical solutions of the proposed model are derived. The study also conducts a comparative analysis between the new fractional RC circuit model and existing models based on classical integer-order derivatives, Caputo, Caputo–Fabrizio, and conformable fractional operators. The results demonstrate that the proposed model offers improved flexibility and accuracy in capturing the memory-dependent dynamics characteristic of real electrical systems. This work contributes to the growing field of fractional calculus applications in electrical engineering by providing a more comprehensive framework for modeling and analysis of RC circuits with non-integer order behavior.

通过引入阶阶的广义Caputo分数阶导数(0<psi le 1)和分数阶时间常数(tau _{psi }),提出了一种新的经典RC电路分数阶模型。利用广义拉普拉斯变换和逆变换技术,导出了该模型的显式解析解。本文还将分数阶RC电路模型与基于经典整阶导数、Caputo、Caputo - fabrizio和符合分数阶算子的现有模型进行了比较分析。结果表明,所提出的模型在捕捉实际电力系统的记忆依赖动力学特性方面具有更高的灵活性和准确性。这项工作通过提供一个更全面的框架来建模和分析具有非整数阶行为的RC电路,有助于分数阶微积分在电气工程中的应用领域的发展。
{"title":"Advanced Fractional Calculus Approach to RC Electrical Circuit Modeling: Analytical Solutions and Comparative Behavioral Analysis","authors":"Enes Ata,&nbsp;İsmail Onur Kıymaz,&nbsp;Hacı Mehmet Başkonuş","doi":"10.1007/s10470-025-02511-z","DOIUrl":"10.1007/s10470-025-02511-z","url":null,"abstract":"<div><p>This paper introduces a novel fractional-order model of the classical RC electrical circuit by incorporating the generalized Caputo fractional derivative of order <span>(0&lt;psi le 1)</span> and a fractional time constant <span>(tau _{psi })</span>. Using generalized Laplace and inverse Laplace transform techniques, explicit analytical solutions of the proposed model are derived. The study also conducts a comparative analysis between the new fractional RC circuit model and existing models based on classical integer-order derivatives, Caputo, Caputo–Fabrizio, and conformable fractional operators. The results demonstrate that the proposed model offers improved flexibility and accuracy in capturing the memory-dependent dynamics characteristic of real electrical systems. This work contributes to the growing field of fractional calculus applications in electrical engineering by providing a more comprehensive framework for modeling and analysis of RC circuits with non-integer order behavior.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145170307","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A hybrid approach based internet of things assisted power monitoring system for smart grid 基于混合方法的物联网辅助智能电网电力监测系统
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-26 DOI: 10.1007/s10470-025-02500-2
D. Prabakar, P. Meenalochini, Basi Reddy. A, F. X. Edwin Deepak

The increasing complexity of modern energy systems, like electric vehicle charging and smart grids, necessitates efficient optimization techniques for power management. In modern energy systems, such as electric vehicle charging and smart grids, is their inability to accurately model the complex, non-linear relationships and dynamic conditions in modern energy systems. They may lack adaptability, leading to inefficiencies and suboptimal performance. This manuscript proposes a hybrid approach that depends on the Internet of Things (IoT) aided power monitoring system for smart-grid (SG). The proposed hybrid strategy is combined with Dwarf Mongoose Optimization (DMO) and Quantum Neural Network (QNN). Typically, it’s referred to as the DMO-QNN technique. The primary goal of the DMO-QNN approach is to improve the efficiency of IoT-based energy monitoring, which can monitor and evaluate electrical characteristics such as load power, voltage, current, and active power usage. The DMO technique ensures increased system efficacy, improves living quality, and streamlines processes in a range of sectors. The QNN predicts the optimal control signal for the sensor. The proposed strategy has improved the efficiency of electrical parameters, like voltage, current, load-power, and active-power consumption. According to the simulation research, the proposed approach outperforms the current approaches in terms of efficiency, with a 99% rate. Overall, the proposed system achieves peak efficiency, confirming its effectiveness for intelligent energy management in modern smart grid environments.

现代能源系统日益复杂,如电动汽车充电和智能电网,需要有效的优化技术来进行电源管理。在现代能源系统中,如电动汽车充电和智能电网,它们无法准确地模拟现代能源系统中复杂的非线性关系和动态条件。它们可能缺乏适应性,导致效率低下和性能欠佳。本文提出了一种基于物联网(IoT)辅助智能电网(SG)电力监测系统的混合方法。该混合策略将矮猫鼬优化(DMO)和量子神经网络(QNN)相结合。通常,它被称为DMO-QNN技术。DMO-QNN方法的主要目标是提高基于物联网的能量监测效率,该方法可以监测和评估负载功率、电压、电流和有功功率使用等电气特性。DMO技术可确保提高系统效率,改善生活质量,并简化一系列部门的流程。QNN预测传感器的最优控制信号。提出的策略提高了电压、电流、负载功率和有功功耗等电气参数的效率。仿真研究表明,该方法在效率方面优于现有方法,效率达99%。总体而言,该系统实现了峰值效率,验证了其在现代智能电网环境下智能能源管理的有效性。
{"title":"A hybrid approach based internet of things assisted power monitoring system for smart grid","authors":"D. Prabakar,&nbsp;P. Meenalochini,&nbsp;Basi Reddy. A,&nbsp;F. X. Edwin Deepak","doi":"10.1007/s10470-025-02500-2","DOIUrl":"10.1007/s10470-025-02500-2","url":null,"abstract":"<div><p>The increasing complexity of modern energy systems, like electric vehicle charging and smart grids, necessitates efficient optimization techniques for power management. In modern energy systems, such as electric vehicle charging and smart grids, is their inability to accurately model the complex, non-linear relationships and dynamic conditions in modern energy systems. They may lack adaptability, leading to inefficiencies and suboptimal performance. This manuscript proposes a hybrid approach that depends on the Internet of Things (IoT) aided power monitoring system for smart-grid (SG). The proposed hybrid strategy is combined with Dwarf Mongoose Optimization (DMO) and Quantum Neural Network (QNN). Typically, it’s referred to as the DMO-QNN technique. The primary goal of the DMO-QNN approach is to improve the efficiency of IoT-based energy monitoring, which can monitor and evaluate electrical characteristics such as load power, voltage, current, and active power usage. The DMO technique ensures increased system efficacy, improves living quality, and streamlines processes in a range of sectors. The QNN predicts the optimal control signal for the sensor. The proposed strategy has improved the efficiency of electrical parameters, like voltage, current, load-power, and active-power consumption. According to the simulation research, the proposed approach outperforms the current approaches in terms of efficiency, with a 99% rate. Overall, the proposed system achieves peak efficiency, confirming its effectiveness for intelligent energy management in modern smart grid environments.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145170306","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Tunable circular polarization in reconfigurable graphene-based antenna decorated with gold motifs using graph model 基于图形模型的黄金装饰可重构石墨烯天线圆极化可调
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-26 DOI: 10.1007/s10470-025-02494-x
Narges Kiani, Farzad Tavakkol Hamedani, Pejman Rezaei

The main goal of the designed research is to find a powerful tool for adjusting and tuning polarization in microstrip patch antennas. That surely this practical platform, it is the same as graphene. In fact, the right- and left-hand circular polarization and linear polarization can be achieved by turning on and off the chemical potential in the cuts created on the diagonal edges of the antenna. In the structure of the antenna, a triangular and square scheme of gold has been worked. One of the important features of the presented structure is frequency reconfigurable. The graph model has been used in the analysis, design, and modelling of the reconfigurable graphene-based antenna. According to the requirements of the design, the central frequency of the antenna is set at 0.67 THz. Silicon dioxide is considered as the substrate of the design. In the range of 0.65 THz through 0.7 THz, the matching and polarization are suitable. S11 is less than -14 dB for all types of polarization. Radiation efficiency is estimated at about 50%. Eventually, the outputs of return loss, S11 sweep, axial ratio, radiation efficiency, 2D and 3D far-field radiation patterns, E-field distribution, and current density distribution have been reported.

设计研究的主要目标是寻找一种有效的微带贴片天线极化调节和调谐工具。那肯定这个实用的平台,它和石墨烯是一样的。事实上,左右圆极化和线性极化可以通过打开和关闭在天线对角线边缘上产生的切口中的化学势来实现。在天线的结构中,采用了三角形和正方形的金结构。该结构的一个重要特点是频率可重构。图形模型已被用于可重构石墨烯天线的分析、设计和建模。根据设计要求,将天线的中心频率设置为0.67太赫兹。二氧化硅被认为是设计的衬底。在0.65 ~ 0.7太赫兹范围内,匹配和极化是合适的。对于所有类型的偏振,S11都小于-14 dB。辐射效率估计约为50%。最后,报告了回波损耗、S11扫描、轴比、辐射效率、二维和三维远场辐射图、e场分布和电流密度分布的输出。
{"title":"Tunable circular polarization in reconfigurable graphene-based antenna decorated with gold motifs using graph model","authors":"Narges Kiani,&nbsp;Farzad Tavakkol Hamedani,&nbsp;Pejman Rezaei","doi":"10.1007/s10470-025-02494-x","DOIUrl":"10.1007/s10470-025-02494-x","url":null,"abstract":"<div><p>The main goal of the designed research is to find a powerful tool for adjusting and tuning polarization in microstrip patch antennas. That surely this practical platform, it is the same as graphene. In fact, the right- and left-hand circular polarization and linear polarization can be achieved by turning on and off the chemical potential in the cuts created on the diagonal edges of the antenna. In the structure of the antenna, a triangular and square scheme of gold has been worked. One of the important features of the presented structure is frequency reconfigurable. The graph model has been used in the analysis, design, and modelling of the reconfigurable graphene-based antenna. According to the requirements of the design, the central frequency of the antenna is set at 0.67 THz. Silicon dioxide is considered as the substrate of the design. In the range of 0.65 THz through 0.7 THz, the matching and polarization are suitable. S<sub>11</sub> is less than -14 dB for all types of polarization. Radiation efficiency is estimated at about 50%. Eventually, the outputs of return loss, S<sub>11</sub> sweep, axial ratio, radiation efficiency, 2D and 3D far-field radiation patterns, E-field distribution, and current density distribution have been reported.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145170309","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Adaptive sliding mode control for synchronizing chaotic systems under external disturbances and uncertainties: circuit implementation and analysis 外部干扰和不确定性下同步混沌系统的自适应滑模控制:电路实现与分析
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-24 DOI: 10.1007/s10470-025-02489-8
Pallav, Himesh Handa

This article introduces the synchronization of a specific category of hyperchaotic systems characterized by unknown variables such as uncertainty and disturbance. It achieves synchronization using an adaptive sliding mode controller, while notably utilizing a reduced number of control signals compared to the system's dimension. An early step in the first part of this investigation comprises the development of a sliding mode control scheme. This approach involves two control signals with the primary goal of synchronizing two Lorenz-Stenflo (LS) hyperchaotic systems. These systems are distinguished by well-defined parameters and the systems are sensitive to disturbance inputs as well as uncertainties. Further, in the pursuit of synchronizing two LS hyperchaotic systems marked by unknown parameters and influenced by disturbance inputs and uncertainties, two control signals come into play. Notably, in this context, the determination of these elusive parameters is facilitated through the employment of an adaptive rule, thereby enhancing the synchronization process. The effectiveness of the anticipated control mechanism is assessed by employing the Lyapunov stability approach, with a focus on determining its stability level. Synchronization and stability have been shown by numerical simulations. Analog circuit designs of the LS hyperchaotic system, along with the synchronization of the proposed pair using known system parameters through the Sliding Mode Control (SMC) approach, are implemented using NI Multisim software. The results from the NI Multisim circuit realization validate the outcomes of the matlab simulations.

本文介绍一类以不确定性和扰动等未知变量为特征的超混沌系统的同步问题。它使用自适应滑模控制器实现同步,同时与系统的尺寸相比,显著地减少了控制信号的数量。本研究第一部分的早期步骤包括滑模控制方案的开发。该方法涉及两个控制信号,其主要目标是同步两个Lorenz-Stenflo (LS)超混沌系统。这些系统由定义良好的参数来区分,系统对干扰输入和不确定性都很敏感。此外,为了使两个参数未知且受干扰输入和不确定性影响的LS超混沌系统同步,需要使用两个控制信号。值得注意的是,在这种情况下,通过采用自适应规则来确定这些难以捉摸的参数,从而增强了同步过程。采用李雅普诺夫稳定性方法评估预期控制机制的有效性,重点是确定其稳定性水平。数值模拟结果表明了该方法的同步性和稳定性。LS超混沌系统的模拟电路设计,以及使用已知系统参数通过滑模控制(SMC)方法实现所提出的对的同步,使用NI Multisim软件实现。NI Multisim电路实现的结果验证了matlab仿真的结果。
{"title":"Adaptive sliding mode control for synchronizing chaotic systems under external disturbances and uncertainties: circuit implementation and analysis","authors":"Pallav,&nbsp;Himesh Handa","doi":"10.1007/s10470-025-02489-8","DOIUrl":"10.1007/s10470-025-02489-8","url":null,"abstract":"<div><p>This article introduces the synchronization of a specific category of hyperchaotic systems characterized by unknown variables such as uncertainty and disturbance. It achieves synchronization using an adaptive sliding mode controller, while notably utilizing a reduced number of control signals compared to the system's dimension. An early step in the first part of this investigation comprises the development of a sliding mode control scheme. This approach involves two control signals with the primary goal of synchronizing two Lorenz-Stenflo (LS) hyperchaotic systems. These systems are distinguished by well-defined parameters and the systems are sensitive to disturbance inputs as well as uncertainties. Further, in the pursuit of synchronizing two LS hyperchaotic systems marked by unknown parameters and influenced by disturbance inputs and uncertainties, two control signals come into play. Notably, in this context, the determination of these elusive parameters is facilitated through the employment of an adaptive rule, thereby enhancing the synchronization process. The effectiveness of the anticipated control mechanism is assessed by employing the Lyapunov stability approach, with a focus on determining its stability level. Synchronization and stability have been shown by numerical simulations. Analog circuit designs of the LS hyperchaotic system, along with the synchronization of the proposed pair using known system parameters through the Sliding Mode Control (SMC) approach, are implemented using NI Multisim software. The results from the NI Multisim circuit realization validate the outcomes of the matlab simulations.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145168495","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Third order quadrature oscillator employing all grounded capacitors: an application of VCII 全接地电容三阶正交振荡器:VCII的一种应用
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-23 DOI: 10.1007/s10470-025-02514-w
Tajinder Singh Arora, Abdhesh Kumar Singh

A new third-order sinusoidal oscillator is presented, employing three voltage conveyors (VCIIs), three resistors, and three grounded capacitors—a configuration highly suitable for CMOS integrated circuit implementation. The circuit offers independent control of the condition of oscillation and frequency of oscillation via virtually grounded resistors, which can be realized using MOSFETs or FETs. Compared to previously reported CC-based third-order oscillators, the proposed design offers significant advantages, including the generation of two distinct quadrature voltage outputs at the buffered ports of the VCIIs. The proposed design has been validated, demonstrating a frequency error and total harmonic distortion (THD) within 4% across the entire operating range. The functionality of the circuit has been verified through both experimental validations using AD844-type CFOAs and SPICE simulations based on 0.18 µm CMOS process parameters.

提出了一种新的三阶正弦振荡器,采用三个电压传送带(vcii)、三个电阻和三个接地电容,这种结构非常适合CMOS集成电路的实现。该电路通过虚拟接地电阻提供对振荡条件和振荡频率的独立控制,这可以使用mosfet或fet实现。与之前报道的基于cc的三阶振荡器相比,该设计具有显著的优势,包括在vci的缓冲端口产生两个不同的正交电压输出。所提出的设计已经过验证,在整个工作范围内,频率误差和总谐波失真(THD)在4%以内。通过ad844型cfoa的实验验证和基于0.18µm CMOS工艺参数的SPICE仿真,验证了电路的功能。
{"title":"Third order quadrature oscillator employing all grounded capacitors: an application of VCII","authors":"Tajinder Singh Arora,&nbsp;Abdhesh Kumar Singh","doi":"10.1007/s10470-025-02514-w","DOIUrl":"10.1007/s10470-025-02514-w","url":null,"abstract":"<div><p>A new third-order sinusoidal oscillator is presented, employing three voltage conveyors (VCIIs), three resistors, and three grounded capacitors—a configuration highly suitable for CMOS integrated circuit implementation. The circuit offers independent control of the condition of oscillation and frequency of oscillation via virtually grounded resistors, which can be realized using MOSFETs or FETs. Compared to previously reported CC-based third-order oscillators, the proposed design offers significant advantages, including the generation of two distinct quadrature voltage outputs at the buffered ports of the VCIIs. The proposed design has been validated, demonstrating a frequency error and total harmonic distortion (THD) within 4% across the entire operating range. The functionality of the circuit has been verified through both experimental validations using AD844-type CFOAs and SPICE simulations based on 0.18 µm CMOS process parameters.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145168845","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A comparative study of fault-tolerant multiplexer-based adders in CMOS 45 nm and QCA technologies 基于CMOS 45纳米和QCA技术的容错多路加法器的比较研究
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-23 DOI: 10.1007/s10470-025-02493-y
A. Arunkumar Gudivada, Sayedu Khasim Noorbasha, V. Rama Tulasi, T. Vasudeva Reddy, K. L. V. Prasad

As computing systems increasingly demand higher performance and lower power consumption, the need for energy-efficient and reliable arithmetic circuits has increased. Full adders, which are essential components of arithmetic units, play a critical role in optimizing power and performance in modern computing architectures. This paper presents a comparative analysis of a fault-tolerant multiplexer (MUX)-based Modified and Full Swing Full Adder (MFSFA), implemented in both CMOS 45 nm technology and Quantum-dot Cellular Automata (QCA) technology. We evaluate energy dissipation and power consumption using the Cadence 45 nm tool for CMOS and QCADesigner for QCA. Our findings show that while CMOS 45 nm technology provides strong performance, QCA designs achieve significant reductions in energy dissipation, making them suitable for ultra-low power applications. The trade-offs among power, area, and delay are examined, revealing the strengths and limitations of each technology. For the proposed CMOS 45 nm-based MFSFA, we note a delay of 118.75 ps, average power dissipation of 260 µW, and area of 131.76 μm² at 450 mV with an improvement of 65.19%, 60.5% and 51.03% those parameters respectively. In contrast, QCA technology shows parameters of 4 ps, 0.18 nW, and 0.05 μm² with an improvement of 91% and 82.14% in power dissipation and area respectively. This study highlights QCA’s potential as a viable alternative to traditional CMOS for energy-efficient, fault-tolerant circuit design in resource-constrained environments.

随着计算系统对高性能和低功耗的要求越来越高,对节能和可靠的算术电路的需求也越来越大。全加法器是算术单元的重要组成部分,在优化现代计算体系结构的功耗和性能方面起着至关重要的作用。本文介绍了一种基于CMOS 45纳米技术和量子点元胞自动机(QCA)技术实现的基于改进型全摆幅全加法器(MFSFA)的容错多路复用器(MUX)的比较分析。我们使用Cadence 45 nm CMOS工具和qcaddesigner QCA来评估功耗和功耗。我们的研究结果表明,虽然CMOS 45纳米技术提供了强大的性能,但QCA设计可以显著降低能耗,使其适合超低功耗应用。研究了功率、面积和延迟之间的权衡,揭示了每种技术的优势和局限性。对于我们提出的基于45 nm的CMOS MFSFA,我们发现延迟为118.75 ps,平均功耗为260µW, 450 mV时面积为131.76 μm²,这些参数分别提高了65.19%,60.5%和51.03%。相比之下,QCA技术的参数为4 ps, 0.18 nW和0.05 μm²,功耗和面积分别提高了91%和82.14%。这项研究强调了QCA作为传统CMOS在资源受限环境中节能、容错电路设计的可行替代方案的潜力。
{"title":"A comparative study of fault-tolerant multiplexer-based adders in CMOS 45 nm and QCA technologies","authors":"A. Arunkumar Gudivada,&nbsp;Sayedu Khasim Noorbasha,&nbsp;V. Rama Tulasi,&nbsp;T. Vasudeva Reddy,&nbsp;K. L. V. Prasad","doi":"10.1007/s10470-025-02493-y","DOIUrl":"10.1007/s10470-025-02493-y","url":null,"abstract":"<div><p>As computing systems increasingly demand higher performance and lower power consumption, the need for energy-efficient and reliable arithmetic circuits has increased. Full adders, which are essential components of arithmetic units, play a critical role in optimizing power and performance in modern computing architectures. This paper presents a comparative analysis of a fault-tolerant multiplexer (MUX)-based Modified and Full Swing Full Adder (MFSFA), implemented in both CMOS 45 nm technology and Quantum-dot Cellular Automata (QCA) technology. We evaluate energy dissipation and power consumption using the Cadence 45 nm tool for CMOS and QCADesigner for QCA. Our findings show that while CMOS 45 nm technology provides strong performance, QCA designs achieve significant reductions in energy dissipation, making them suitable for ultra-low power applications. The trade-offs among power, area, and delay are examined, revealing the strengths and limitations of each technology. For the proposed CMOS 45 nm-based MFSFA, we note a delay of 118.75 ps, average power dissipation of 260 µW, and area of 131.76 μm² at 450 mV with an improvement of 65.19%, 60.5% and 51.03% those parameters respectively. In contrast, QCA technology shows parameters of 4 ps, 0.18 nW, and 0.05 μm² with an improvement of 91% and 82.14% in power dissipation and area respectively. This study highlights QCA’s potential as a viable alternative to traditional CMOS for energy-efficient, fault-tolerant circuit design in resource-constrained environments.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145169305","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Advanced wireless fetal monitoring system using STBC, early FECG prediction, and high-efficiency encryption hardware 先进的无线胎儿监测系统,采用STBC,早期FECG预测和高效的加密硬件
IF 1.4 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2025-09-22 DOI: 10.1007/s10470-025-02506-w
S. Navaneethan, Arti Ranjan, M. Amutha, Usha Bala Varanasi, C. R. Bharathi

This paper presents a high-performance wireless architecture for fetal monitoring systems, integrating Space Time Block Coding (STBC), novel Double Throughput Multiple Accumulate (DTMAC), and early Fetal Electrocardiogram (FECG) prediction unit to address challenges in data reliability, security, and processing efficiency. STBC enhances communication robustness in fading environments by leveraging spatial and temporal diversity, while LMS-based adaptive beamforming improves signal reception and enables dynamic early prediction of FECG signals. A lightweight Naïve Bayes classifier is employed to classify fetal signals with high accuracy. For secure data transmission, a low-overhead AES encryption scheme using Linear Feedback Shift Registers (LFSRs) is implemented. The DTMAC unit, designed with a Ladner-Fisher based double-precision accumulate adder, significantly accelerates multiply-accumulate operations. The architecture was modeled in Verilog HDL and synthesized using Xilinx Vivado. Evaluation against existing methods demonstrates improved performance, with lookup table (LUT) usage reduced to 543, gate count minimized to 4,692, and memory usage decreased to 164,422 KB. Power consumption was lowered to 156.70 mW, with a 22.4% reduction in latency and an 18.6% increase in throughput. Validation was conducted using real-time FECG datasets from MIT PhysioNet. These results highlight the proposed system's efficiency in delivering secure, accurate, and real-time wireless fetal monitoring, making it a promising solution for next-generation healthcare applications.

本文提出了一种用于胎儿监测系统的高性能无线架构,该架构集成了时空块编码(STBC)、新型双吞吐量多重累积(DTMAC)和早期胎儿心电图(FECG)预测单元,以解决数据可靠性、安全性和处理效率方面的挑战。STBC通过利用空间和时间分集增强了衰落环境下的通信鲁棒性,而基于lms的自适应波束形成改善了信号接收,并实现了FECG信号的动态早期预测。采用轻量级Naïve贝叶斯分类器对胎儿信号进行分类,准确率较高。为了保证数据传输的安全性,本文提出了一种基于线性反馈移位寄存器(LFSRs)的低开销AES加密方案。DTMAC单元设计了基于Ladner-Fisher的双精度累加器,显著加快了乘法累加运算。该体系结构在Verilog HDL中建模,并使用Xilinx Vivado进行合成。对现有方法的评估显示了改进的性能,查找表(LUT)使用量减少到543,门数减少到4,692,内存使用量减少到164,422 KB。功耗降低到156.70 mW,延迟减少22.4%,吞吐量增加18.6%。使用MIT PhysioNet的实时脑电图数据集进行验证。这些结果突出了所提出的系统在提供安全、准确和实时的无线胎儿监测方面的效率,使其成为下一代医疗保健应用的有前途的解决方案。
{"title":"Advanced wireless fetal monitoring system using STBC, early FECG prediction, and high-efficiency encryption hardware","authors":"S. Navaneethan,&nbsp;Arti Ranjan,&nbsp;M. Amutha,&nbsp;Usha Bala Varanasi,&nbsp;C. R. Bharathi","doi":"10.1007/s10470-025-02506-w","DOIUrl":"10.1007/s10470-025-02506-w","url":null,"abstract":"<div><p>This paper presents a high-performance wireless architecture for fetal monitoring systems, integrating Space Time Block Coding (STBC), novel Double Throughput Multiple Accumulate (DTMAC), and early Fetal Electrocardiogram (FECG) prediction unit to address challenges in data reliability, security, and processing efficiency. STBC enhances communication robustness in fading environments by leveraging spatial and temporal diversity, while LMS-based adaptive beamforming improves signal reception and enables dynamic early prediction of FECG signals. A lightweight Naïve Bayes classifier is employed to classify fetal signals with high accuracy. For secure data transmission, a low-overhead AES encryption scheme using Linear Feedback Shift Registers (LFSRs) is implemented. The DTMAC unit, designed with a Ladner-Fisher based double-precision accumulate adder, significantly accelerates multiply-accumulate operations. The architecture was modeled in Verilog HDL and synthesized using Xilinx Vivado. Evaluation against existing methods demonstrates improved performance, with lookup table (LUT) usage reduced to 543, gate count minimized to 4,692, and memory usage decreased to 164,422 KB. Power consumption was lowered to 156.70 mW, with a 22.4% reduction in latency and an 18.6% increase in throughput. Validation was conducted using real-time FECG datasets from MIT PhysioNet. These results highlight the proposed system's efficiency in delivering secure, accurate, and real-time wireless fetal monitoring, making it a promising solution for next-generation healthcare applications.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"125 2","pages":""},"PeriodicalIF":1.4,"publicationDate":"2025-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"145110573","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
期刊
Analog Integrated Circuits and Signal Processing
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1