首页 > 最新文献

IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems最新文献

英文 中文
Energy harvesting using symmetrical electrostatic generators 利用对称静电发生器收集能量
A. Queiroz
This paper describes possible regenerative electrostatic generators that can be obtained when two variable capacitors are used, in a symmetrical configuration. The studied structures require also two load capacitors and four switches or diodes, and produce two opposite output voltages. It is shown that some versions can produce a voltage multiplication factor per cycle that can reach 2. 618, greater than the maximum of 2 of the previously studied devices based on Bennet's doubler. As those, the proposed structures a re also compatible with microelectromechanical systems, and may be suitable for energy harvesting applications.
本文描述了在对称配置中使用两个可变电容器时可能获得的再生静电发生器。所研究的结构还需要两个负载电容器和四个开关或二极管,并产生两个相反的输出电压。结果表明,某些版本每周期产生的电压倍增系数可达2。618,大于先前研究的基于班纳特倍频器的设备的最大值2。因此,所提出的结构也可以与微机电系统兼容,并且可能适合于能量收集应用。
{"title":"Energy harvesting using symmetrical electrostatic generators","authors":"A. Queiroz","doi":"10.1109/ISCAS.2016.7527324","DOIUrl":"https://doi.org/10.1109/ISCAS.2016.7527324","url":null,"abstract":"This paper describes possible regenerative electrostatic generators that can be obtained when two variable capacitors are used, in a symmetrical configuration. The studied structures require also two load capacitors and four switches or diodes, and produce two opposite output voltages. It is shown that some versions can produce a voltage multiplication factor per cycle that can reach 2. 618, greater than the maximum of 2 of the previously studied devices based on Bennet's doubler. As those, the proposed structures a re also compatible with microelectromechanical systems, and may be suitable for energy harvesting applications.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"4 1","pages":"650-653"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80962025","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
A Single Switcher Combined Series Parallel Hybrid Envelope Tracking Amplifier for Wideband RF Power Amplifier Applications. 用于宽带射频功率放大器的单开关组合串并联混合包络跟踪放大器。
Nijad Anabtawi, Rony Ferzli, Haidar M Harmanani
In this paper, an improved architecture for RF power amplifier envelope tracking supply modulator is presented. It consists of a single switched mode supply regulator and one linear regulator. The switched mode supply regulator has two outputs, one of which is used in conjunction with the linear regulator to provide a wideband, high efficiency power supply to the RF amplifier, whereas the second output provides a band limited high efficiency supply to the linear regulator. The design offers improved power efficiency, reduced system complexity and area savings since the dual output switched mode regulator requires one inductor and a simple control loop. The design was implemented in 14nm CMOS process and validated with simulations. The supply modulator achieves a peak efficiency of 74% with a 6 dB PAPR 20MHz LTE signal at 29dBm output power.
提出了一种改进的射频功率放大器包络跟踪电源调制器结构。它由一个开关电源调节器和一个线性调节器组成。开关模式电源稳压器具有两个输出,其中一个与线性稳压器结合使用,为射频放大器提供宽带、高效率的电源,而第二个输出则为线性稳压器提供带限制的高效率电源。由于双输出开关模式调节器需要一个电感和一个简单的控制回路,因此该设计提供了更高的功率效率,降低了系统复杂性并节省了面积。该设计在14nm CMOS工艺上实现,并通过仿真验证。该电源调制器在输出功率为29dBm的6db PAPR 20MHz LTE信号下实现74%的峰值效率。
{"title":"A Single Switcher Combined Series Parallel Hybrid Envelope Tracking Amplifier for Wideband RF Power Amplifier Applications.","authors":"Nijad Anabtawi, Rony Ferzli, Haidar M Harmanani","doi":"10.1109/ISCAS.2016.7539060","DOIUrl":"https://doi.org/10.1109/ISCAS.2016.7539060","url":null,"abstract":"In this paper, an improved architecture for RF power amplifier envelope tracking supply modulator is presented. It consists of a single switched mode supply regulator and one linear regulator. The switched mode supply regulator has two outputs, one of which is used in conjunction with the linear regulator to provide a wideband, high efficiency power supply to the RF amplifier, whereas the second output provides a band limited high efficiency supply to the linear regulator. The design offers improved power efficiency, reduced system complexity and area savings since the dual output switched mode regulator requires one inductor and a simple control loop. The design was implemented in 14nm CMOS process and validated with simulations. The supply modulator achieves a peak efficiency of 74% with a 6 dB PAPR 20MHz LTE signal at 29dBm output power.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"2016 ","pages":"2366-2369"},"PeriodicalIF":0.0,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISCAS.2016.7539060","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"35413910","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An All-Digital Fast Tracking Switching Converter with a Programmable Order Loop Controller for Envelope Tracking RF Power Amplifiers. 用于包络跟踪射频功率放大器的全数字快速跟踪开关转换器和可编程序环控制器。
Nijad Anabtawi, Rony Ferzli, Haidar M Harmanani

This paper presents a step down, switched mode power converter for use in multi-standard envelope tracking radio frequency power amplifiers (RFPA). The converter is based on a programmable order sigma delta modulator that can be configured to operate with either 1st, 2nd, 3rd or 4th order loop filters, eliminating the need for a bulky passive output filter. Output ripple, sideband noise and spectral emission requirements of different wireless standards can be met by configuring the modulator's filter order and converter's sampling frequency. The proposed converter is entirely digital and is implemented in 14nm bulk CMOS process for post layout verification. For an input voltage of 3.3V, the converter's output can be regulated to any voltage level from 0.5V to 2.5V, at a nominal switching frequency of 150MHz. It achieves a maximum efficiency of 94% at 1.5 W output power.

提出了一种用于多标准包络跟踪射频功率放大器(RFPA)的降压开关功率转换器。该转换器基于可编程阶σ δ调制器,可配置为与1、2、3或4阶环路滤波器一起工作,从而消除了对笨重的无源输出滤波器的需要。通过配置调制器的滤波阶数和转换器的采样频率,可以满足不同无线标准对输出纹波、边带噪声和频谱发射的要求。所提出的转换器是完全数字化的,并在14nm块体CMOS工艺中实现,用于后期布局验证。当输入电压为3.3V时,转换器的输出可以调节到0.5V至2.5V的任意电压水平,标称开关频率为150MHz。它在1.5 W输出功率下达到94%的最高效率。
{"title":"An All-Digital Fast Tracking Switching Converter with a Programmable Order Loop Controller for Envelope Tracking RF Power Amplifiers.","authors":"Nijad Anabtawi,&nbsp;Rony Ferzli,&nbsp;Haidar M Harmanani","doi":"10.1109/ISCAS.2016.7538892","DOIUrl":"https://doi.org/10.1109/ISCAS.2016.7538892","url":null,"abstract":"<p><p>This paper presents a step down, switched mode power converter for use in multi-standard envelope tracking radio frequency power amplifiers (RFPA). The converter is based on a programmable order sigma delta modulator that can be configured to operate with either 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> or 4<sup>th</sup> order loop filters, eliminating the need for a bulky passive output filter. Output ripple, sideband noise and spectral emission requirements of different wireless standards can be met by configuring the modulator's filter order and converter's sampling frequency. The proposed converter is entirely digital and is implemented in 14nm bulk CMOS process for post layout verification. For an input voltage of 3.3V, the converter's output can be regulated to any voltage level from 0.5V to 2.5V, at a nominal switching frequency of 150MHz. It achieves a maximum efficiency of 94% at 1.5 W output power.</p>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"2016 ","pages":"1690-1693"},"PeriodicalIF":0.0,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISCAS.2016.7538892","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"35520514","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An Enhanced Light-Load Efficiency Step Down Regulator with Fine Step Frequency Scaling. 一种具有精细阶跃频率缩放的增强型轻载效率降压调节器。
Nijad Anabtawi, Rony Ferzli, Haidar M Harmanani

This paper presents a switching DC-DC Buck converter with enhanced light-load efficiency for use in noise-sensitive applications. Low noise, spur free operation is achieved by using a sigma-delta-modulator (ΣΔ) based controller, while light load efficiency is realized through the introduction of fine step frequency scaling (FSFS) which continuously adjusts the switching frequency of the converter with load conditions. Regulation efficiency is further improved by adoption of mode hopping (continuous conduction mode (CCM)/discontinuous conduction mode (DCM)) and utilization of a fully digital implementation. Furthermore, the presented converter maintains low output voltage ripple across its entire load range by reconfiguring the ΣΔ modulator's quantization step and introducing dither to the loop filter. The proposed modulator was implemented in 14nm bulk CMOS process and validated with post layout simulations. It attains a peak efficiency of 95% at heavy load conditions and 79% at light loads with a maximum voltage ripple of 15mV at light loads.

本文提出了一种用于噪声敏感应用的开关DC-DC降压变换器,具有增强的轻负载效率。采用基于sigma-delta调制器(ΣΔ)的控制器实现了低噪声、无杂散的运行,而通过引入精细步进频率缩放(FSFS)实现了轻负载效率,FSFS可以根据负载情况连续调整变换器的开关频率。采用跳模(连续导通模式(CCM)/间断导通模式(DCM))和全数字化实现进一步提高了调节效率。此外,该变换器通过重新配置ΣΔ调制器的量化步长和在环路滤波器中引入抖动,在整个负载范围内保持低输出电压纹波。所提出的调制器在14nm块体CMOS工艺上实现,并通过布局后仿真验证。它在重负载条件下达到95%的峰值效率,在轻负载条件下达到79%,在轻负载下最大电压纹波为15mV。
{"title":"An Enhanced Light-Load Efficiency Step Down Regulator with Fine Step Frequency Scaling.","authors":"Nijad Anabtawi,&nbsp;Rony Ferzli,&nbsp;Haidar M Harmanani","doi":"10.1109/ISCAS.2016.7539149","DOIUrl":"https://doi.org/10.1109/ISCAS.2016.7539149","url":null,"abstract":"<p><p>This paper presents a switching DC-DC Buck converter with enhanced light-load efficiency for use in noise-sensitive applications. Low noise, spur free operation is achieved by using a sigma-delta-modulator (ΣΔ) based controller, while light load efficiency is realized through the introduction of fine step frequency scaling (FSFS) which continuously adjusts the switching frequency of the converter with load conditions. Regulation efficiency is further improved by adoption of mode hopping (continuous conduction mode (CCM)/discontinuous conduction mode (DCM)) and utilization of a fully digital implementation. Furthermore, the presented converter maintains low output voltage ripple across its entire load range by reconfiguring the ΣΔ modulator's quantization step and introducing dither to the loop filter. The proposed modulator was implemented in 14nm bulk CMOS process and validated with post layout simulations. It attains a peak efficiency of 95% at heavy load conditions and 79% at light loads with a maximum voltage ripple of 15mV at light loads.</p>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"2016 ","pages":"2695-2698"},"PeriodicalIF":0.0,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISCAS.2016.7539149","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"35413912","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An ultra-low power low-IF GFSK demodulator for Bluetooth-LE applications 一款超低功耗低中频GFSK解调器,适用于蓝牙- le应用
M. Pereira, J. Vaz, C. Leme, J. Sousa, J. C. Freire
This paper presents a digital low-IF Gaussian frequency-shift keying (GFSK) demodulator. The demodulator is based on a phase-shift quadrature discriminator. A preamble detector controls the sequencing of the blocks operation to minimize power consumption. An IF input signal of 1 MHz is used, the same of the data rate, hence, allowing a low-power receiver implementation. The implementation is fully digital with a silicon area of 0.06 mm2 in 130 nm process. Simulations show a state-of-art current consumption of about 143 μA from a single 1.2 V supply voltage. The proposed demodulator requires a SNR of 15 dB for a BER of 0.1 % for up to ± 200 kHz frequency offset variation.
提出了一种数字低中频高斯移频键控(GFSK)解调器。该解调器是基于相移正交鉴别器。前置检测器控制块操作的顺序以最小化功耗。使用1 MHz的中频输入信号,与数据速率相同,因此允许低功耗接收器实现。该实现是完全数字化的,在130纳米工艺中硅面积为0.06 mm2。仿真结果表明,在一个1.2 V电源电压下,当前最先进的电流消耗约为143 μA。提出的解调器要求在误码率为0.1%的情况下,在±200 kHz的频率偏移变化下,信噪比为15 dB。
{"title":"An ultra-low power low-IF GFSK demodulator for Bluetooth-LE applications","authors":"M. Pereira, J. Vaz, C. Leme, J. Sousa, J. C. Freire","doi":"10.1109/ISCAS.2015.7168861","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168861","url":null,"abstract":"This paper presents a digital low-IF Gaussian frequency-shift keying (GFSK) demodulator. The demodulator is based on a phase-shift quadrature discriminator. A preamble detector controls the sequencing of the blocks operation to minimize power consumption. An IF input signal of 1 MHz is used, the same of the data rate, hence, allowing a low-power receiver implementation. The implementation is fully digital with a silicon area of 0.06 mm2 in 130 nm process. Simulations show a state-of-art current consumption of about 143 μA from a single 1.2 V supply voltage. The proposed demodulator requires a SNR of 15 dB for a BER of 0.1 % for up to ± 200 kHz frequency offset variation.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"43 1","pages":"1226-1229"},"PeriodicalIF":0.0,"publicationDate":"2015-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80082441","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Analysis of the operation of a regenerative electrostatic energy harvester 蓄热式静电能量采集器的运行分析
A. Queiroz
The operation of an electrostatic energy harvester based on the electrostatic generator known as “Bennet's doubler,” is analyzed in detail, with the objective of finding the relations of the capacitance values, frequency of operation, and other parameters, with the resulting waveforms and the harvested power when the device is used in conjunction with a DC/DC converter. The results are compared with simulations, and are verified with a macroscopic physical prototype with parameters similar to a microelectromechanical version.
本文详细分析了一种基于静电发生器的静电能量采集器的运行情况,即“班纳特倍频器”,目的是找出当该设备与DC/DC变换器结合使用时,所产生的波形和收获的功率与电容值、工作频率和其他参数的关系。结果与仿真结果进行了比较,并与具有类似微机版本参数的宏观物理样机进行了验证。
{"title":"Analysis of the operation of a regenerative electrostatic energy harvester","authors":"A. Queiroz","doi":"10.1109/ISCAS.2015.7168823","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168823","url":null,"abstract":"The operation of an electrostatic energy harvester based on the electrostatic generator known as “Bennet's doubler,” is analyzed in detail, with the objective of finding the relations of the capacitance values, frequency of operation, and other parameters, with the resulting waveforms and the harvested power when the device is used in conjunction with a DC/DC converter. The results are compared with simulations, and are verified with a macroscopic physical prototype with parameters similar to a microelectromechanical version.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"25 1","pages":"1074-1077"},"PeriodicalIF":0.0,"publicationDate":"2015-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83273079","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Limit of the Accuracy of Parameter Estimation for Two Molecules Moving in Close Proximity. 两分子近距离运动时参数估计精度的限制。
Zhiping Lin, Yau Wong, Raimund J Ober

Biomolecular interactions are central to biological processes and typically take place at nanometer scale distances. They often involve molecular motion which is known to affect the accuracy of the parameter estimates. Therefore, in this paper, we consider a case of two closely spaced molecules with planar trajectory and present a general expression of the Fisher information matrix in terms of their trajectory from which the benchmark for the accuracy of the parameter estimates is obtained. Through simulations, we show its application in the case of two moving objects and another case where only one of the two objects is moving. It is shown that the deterioration of the limit of the accuracy is not only dependent on the proximity of their starting position but also on their speed and direction of movement. The effect of differing photon emission intensities on the limit of the accuracy of parameter estimation is also investigated.

生物分子相互作用是生物过程的核心,通常发生在纳米尺度的距离上。它们通常涉及分子运动,已知分子运动会影响参数估计的准确性。因此,在本文中,我们考虑了两个具有平面轨迹的紧密间隔分子,并给出了Fisher信息矩阵在它们的轨迹上的一般表达式,由此得到了参数估计精度的基准。通过仿真,我们展示了它在两个运动物体和两个物体中只有一个运动的情况下的应用。结果表明,精度极限的下降不仅与起始位置的接近程度有关,而且与运动速度和运动方向有关。研究了不同光子发射强度对参数估计精度极限的影响。
{"title":"Limit of the Accuracy of Parameter Estimation for Two Molecules Moving in Close Proximity.","authors":"Zhiping Lin,&nbsp;Yau Wong,&nbsp;Raimund J Ober","doi":"10.1109/ISCAS.2015.7168665","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168665","url":null,"abstract":"<p><p>Biomolecular interactions are central to biological processes and typically take place at nanometer scale distances. They often involve molecular motion which is known to affect the accuracy of the parameter estimates. Therefore, in this paper, we consider a case of two closely spaced molecules with planar trajectory and present a general expression of the Fisher information matrix in terms of their trajectory from which the benchmark for the accuracy of the parameter estimates is obtained. Through simulations, we show its application in the case of two moving objects and another case where only one of the two objects is moving. It is shown that the deterioration of the limit of the accuracy is not only dependent on the proximity of their starting position but also on their speed and direction of movement. The effect of differing photon emission intensities on the limit of the accuracy of parameter estimation is also investigated.</p>","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"2015 ","pages":"441-444"},"PeriodicalIF":0.0,"publicationDate":"2015-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISCAS.2015.7168665","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"33996987","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Area optimization of lightweight lattice-based encryption on reconfigurable hardware 可重构硬件上基于格子的轻量级加密的面积优化
T. Pöppelmann, T. Güneysu
Ideal lattice-based cryptography gained significant attraction in the last years due to its versatility, simplicity and performance in implementations. Nevertheless, existing implementations of encryption schemes reported only results trimmed for high-performance what is certainly not sufficient for all applications in practice. To the contrary, in this work we investigate lightweight aspects and suitable parameter sets for Ring-LWE encryption and show optimizations that enable implementations even with very few resources on a reconfigurable hardware device. Despite of this restriction, we still achieve reasonable throughput that is sufficient for many today's and future applications.
理想的基于格的密码学由于其实现的通用性、简单性和性能在过去几年中获得了极大的吸引力。然而,现有的加密方案实现只报告了针对高性能而调整的结果,这显然不足以满足实践中的所有应用程序。相反,在这项工作中,我们研究了轻量级方面和Ring-LWE加密的合适参数集,并展示了即使在可重构硬件设备上使用很少的资源也能实现的优化。尽管有这样的限制,我们仍然可以实现合理的吞吐量,这足以满足许多当前和未来的应用程序。
{"title":"Area optimization of lightweight lattice-based encryption on reconfigurable hardware","authors":"T. Pöppelmann, T. Güneysu","doi":"10.1109/ISCAS.2014.6865754","DOIUrl":"https://doi.org/10.1109/ISCAS.2014.6865754","url":null,"abstract":"Ideal lattice-based cryptography gained significant attraction in the last years due to its versatility, simplicity and performance in implementations. Nevertheless, existing implementations of encryption schemes reported only results trimmed for high-performance what is certainly not sufficient for all applications in practice. To the contrary, in this work we investigate lightweight aspects and suitable parameter sets for Ring-LWE encryption and show optimizations that enable implementations even with very few resources on a reconfigurable hardware device. Despite of this restriction, we still achieve reasonable throughput that is sufficient for many today's and future applications.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"79 1","pages":"2796-2799"},"PeriodicalIF":0.0,"publicationDate":"2014-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75892181","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
An overview of decimator structures for efficient sigma-delta converters: Trends, design issues and practical solutions 高效sigma-delta转换器的十进制结构概述:趋势、设计问题和实际解决方案
G. Salgado, G. Jovanovic-Dolecek, J. M. Rosa
Classical decimation structures usually use comb filters at first stage due to the simplicity of comb filters. However, comb filters cannot satisfy high performance demands of state-of-the-art Sigma-Delta (ΣΔ) analog-digital converters (ADCs). Some possible solutions are comb based structures which are power and area efficient and posses an improved magnitude characteristic. The principal issues in the comb-based filter design are: power and area efficiency, high alias rejection and approximately flat passband characteristic, considering also high values of the decimation factors. In this paper we first review the new trends in ΣΔ ADCs and demands for the decimation block design. Next we review power and area efficient structures. The methods to improve the alias rejection of comb filters, as well as the methods for the compensation for the comb passband droop, and those strategies which simultaneously improve the alias rejection and the passband droop are reviewed in the following. Finally we review the multirate decimation structures.
由于梳状滤波器的简单性,经典的抽取结构通常在第一阶段使用梳状滤波器。然而,梳状滤波器不能满足最先进的Sigma-Delta (ΣΔ)模数转换器(adc)的高性能要求。一些可能的解决方案是基于梳状结构,它具有功率和面积效率,并具有改进的幅度特性。基于梳状滤波器设计的主要问题是:功率和面积效率,高混叠抑制和近似平通带特性,同时还要考虑高值的抽取因子。在本文中,我们首先回顾了ΣΔ adc的新趋势和对抽取块设计的要求。接下来,我们将回顾功率和面积效率结构。本文综述了改善梳状滤波器混叠抑制性能的方法,以及对梳状滤波器通带下垂的补偿方法,以及同时改善混叠抑制和通带下垂的策略。最后回顾了多率抽取结构。
{"title":"An overview of decimator structures for efficient sigma-delta converters: Trends, design issues and practical solutions","authors":"G. Salgado, G. Jovanovic-Dolecek, J. M. Rosa","doi":"10.1109/ISCAS.2014.6865454","DOIUrl":"https://doi.org/10.1109/ISCAS.2014.6865454","url":null,"abstract":"Classical decimation structures usually use comb filters at first stage due to the simplicity of comb filters. However, comb filters cannot satisfy high performance demands of state-of-the-art Sigma-Delta (ΣΔ) analog-digital converters (ADCs). Some possible solutions are comb based structures which are power and area efficient and posses an improved magnitude characteristic. The principal issues in the comb-based filter design are: power and area efficiency, high alias rejection and approximately flat passband characteristic, considering also high values of the decimation factors. In this paper we first review the new trends in ΣΔ ADCs and demands for the decimation block design. Next we review power and area efficient structures. The methods to improve the alias rejection of comb filters, as well as the methods for the compensation for the comb passband droop, and those strategies which simultaneously improve the alias rejection and the passband droop are reviewed in the following. Finally we review the multirate decimation structures.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"24 1","pages":"1592-1595"},"PeriodicalIF":0.0,"publicationDate":"2014-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81038981","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Live demonstration: Using SIMULINK S-functions for the efficient modeling and simulation of analog integrated circuits and systems 现场演示:使用SIMULINK s功能对模拟集成电路和系统进行有效的建模和仿真
J. M. Rosa
This demo shows how to implement efficient behavioral modeling and simulation techniques for the systematic design of analog circuits and systems in MATLAB/SIMULINK. The methodology described in the demo is based on the use of C-coded SIMULINK S-functions to develop precise models of analog circuits, which allow designers to simulate complex systems with reduced simulation time, while keeping high accuracy. This simulation approach can be combined with an optimizer to automate the high-level synthesis and verification of many different analog integrated systems. As an application, two different toolboxes developed using the proposed techniques are illustrated in this demo: one is intended for the simulation of wireless receivers and the other one focuses on Σ∆ data converters. Through the multiple examples included in these toolboxes, visitors will experience the philosophy behind the presented approach and will learn how to apply it to their own designs and projects. ISCAS Track: Analog Signal Processing.
本演示演示了如何在MATLAB/SIMULINK中实现模拟电路和系统的系统设计的有效行为建模和仿真技术。演示中描述的方法是基于使用c编码的SIMULINK s函数来开发精确的模拟电路模型,这使得设计人员能够以更少的仿真时间模拟复杂的系统,同时保持高精度。这种仿真方法可以与优化器相结合,以自动化许多不同模拟集成系统的高级综合和验证。作为一个应用,本演示演示了使用所提出的技术开发的两个不同工具箱:一个用于模拟无线接收器,另一个侧重于Σ∆数据转换器。通过这些工具箱中包含的多个示例,访问者将体验到所呈现方法背后的理念,并将学习如何将其应用到自己的设计和项目中。ISCAS轨道:模拟信号处理。
{"title":"Live demonstration: Using SIMULINK S-functions for the efficient modeling and simulation of analog integrated circuits and systems","authors":"J. M. Rosa","doi":"10.1109/ISCAS.2014.6865160","DOIUrl":"https://doi.org/10.1109/ISCAS.2014.6865160","url":null,"abstract":"This demo shows how to implement efficient behavioral modeling and simulation techniques for the systematic design of analog circuits and systems in MATLAB/SIMULINK. The methodology described in the demo is based on the use of C-coded SIMULINK S-functions to develop precise models of analog circuits, which allow designers to simulate complex systems with reduced simulation time, while keeping high accuracy. This simulation approach can be combined with an optimizer to automate the high-level synthesis and verification of many different analog integrated systems. As an application, two different toolboxes developed using the proposed techniques are illustrated in this demo: one is intended for the simulation of wireless receivers and the other one focuses on Σ∆ data converters. Through the multiple examples included in these toolboxes, visitors will experience the philosophy behind the presented approach and will learn how to apply it to their own designs and projects. ISCAS Track: Analog Signal Processing.","PeriodicalId":91083,"journal":{"name":"IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems","volume":"1 1","pages":"437"},"PeriodicalIF":0.0,"publicationDate":"2014-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82388652","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
期刊
IEEE International Symposium on Circuits and Systems proceedings. IEEE International Symposium on Circuits and Systems
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1