首页 > 最新文献

2012 IEEE 62nd Electronic Components and Technology Conference最新文献

英文 中文
Characterization of a novel fluxless surface preparation process for die interconnect bonding 一种新型无焊剂表面处理工艺的表征
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248801
E. Schulte, K. Cooper, M. Phillips, S. Shinde
For applications such as 3D integration, flip chip, and other die interconnection processes, a variety of metals is used to form an electrical and mechanical bond between the two components. Native oxides, however, quickly form on many of the common bond materials, hindering the integrity of the joint and adversely affecting long-term reliability. A new method has been developed to reduce these surface oxides and passivate the exposed metal surfaces against re-oxidation. Avoiding the use of acids or the possible exposure to hot electrons, ions and highly energetic atoms of conventional vacuum plasma, the developed and tested processing is carried out in atmospheric ambient to remove native oxides from solders and contact metals, enabling consistent bonding at modest temperatures and bond forces. The processing approach has been applied to a variety of metal and alloy surfaces, with bonding pursued over a range of forces and temperatures. Analysis of treated and untreated surfaces will also be presented, including SEM images and surface analysis techniques such as laser ellipsometry. Finally, physical bonding results will demonstrate the efficacy of the proposed atmospheric surface preparation approach, lowering the temperatures and bond forces required to achieve effective joining between component parts.
对于诸如3D集成,倒装芯片和其他模具互连工艺等应用,使用各种金属在两个组件之间形成电气和机械键合。然而,在许多常见的粘结材料上,天然氧化物很快形成,阻碍了接头的完整性,并对长期可靠性产生不利影响。开发了一种新的方法来减少这些表面氧化物并钝化暴露的金属表面以防止再氧化。避免使用酸或可能暴露在传统真空等离子体的热电子,离子和高能原子中,开发和测试的工艺在大气环境中进行,以去除焊料和接触金属中的天然氧化物,从而在适当的温度和结合力下实现一致的粘合。该加工方法已应用于各种金属和合金表面,并在一系列力和温度下进行粘接。还将介绍处理和未处理表面的分析,包括扫描电镜图像和表面分析技术,如激光椭偏仪。最后,物理粘合结果将证明所提出的大气表面制备方法的有效性,降低了实现组件之间有效连接所需的温度和粘结力。
{"title":"Characterization of a novel fluxless surface preparation process for die interconnect bonding","authors":"E. Schulte, K. Cooper, M. Phillips, S. Shinde","doi":"10.1109/ECTC.2012.6248801","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248801","url":null,"abstract":"For applications such as 3D integration, flip chip, and other die interconnection processes, a variety of metals is used to form an electrical and mechanical bond between the two components. Native oxides, however, quickly form on many of the common bond materials, hindering the integrity of the joint and adversely affecting long-term reliability. A new method has been developed to reduce these surface oxides and passivate the exposed metal surfaces against re-oxidation. Avoiding the use of acids or the possible exposure to hot electrons, ions and highly energetic atoms of conventional vacuum plasma, the developed and tested processing is carried out in atmospheric ambient to remove native oxides from solders and contact metals, enabling consistent bonding at modest temperatures and bond forces. The processing approach has been applied to a variety of metal and alloy surfaces, with bonding pursued over a range of forces and temperatures. Analysis of treated and untreated surfaces will also be presented, including SEM images and surface analysis techniques such as laser ellipsometry. Finally, physical bonding results will demonstrate the efficacy of the proposed atmospheric surface preparation approach, lowering the temperatures and bond forces required to achieve effective joining between component parts.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79624078","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Board level solder joint assembly and reliability for ultra thin BGA packages 超薄BGA封装的板级焊点组装和可靠性
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248804
M. Hossain, S. Aravamudhan, M. Nowakowski, Xiaoqing Ma, S. Walwadkar, V. Kulkarni, S. Muthukumar
Miniaturization of electronic components driven by “thin and light” products in portable and consumer electronics has lead to thinner and smaller Ball Grid Array (BGA) packages. Surface Mount (SMT) processes for these smaller and thinner packages present significant challenges, and the reduced Z-height requirements were met with improved process solutions. This study is focused on two technology options: (a) Solder Grid Array (SGA) and (b) Coreless packaging. Dynamic warpage and thermo mechanical analysis have significant impact on board level reliability from these technology options. Board level reliability tests indicates the SGA cored packages show lower temperature cycle performance compared to BGA cored packages due to the reduced solder joint height under fatigue loading. Shock tests are comparable for both BGA and SGA cored packages. Coreless BGA packages show significantly better reliability performance compared to the equivalent conventional cored BGA packages.
在便携式和消费电子产品中,由“轻薄”产品驱动的电子元件小型化导致了更薄更小的球栅阵列(BGA)封装。对于这些更小、更薄的封装,表面贴装(SMT)工艺提出了重大挑战,改进的工艺解决方案可以满足降低z高度的要求。本研究的重点是两种技术选择:(a)焊料网格阵列(SGA)和(b)无芯封装。动态翘曲和热力学分析对这些技术选择的板级可靠性有重大影响。板级可靠性测试表明,由于在疲劳载荷下焊点高度降低,SGA芯封装比BGA芯封装表现出更低的温度循环性能。冲击测试对BGA和SGA芯封装都具有可比性。无芯BGA封装与同等的传统有芯BGA封装相比,具有更好的可靠性性能。
{"title":"Board level solder joint assembly and reliability for ultra thin BGA packages","authors":"M. Hossain, S. Aravamudhan, M. Nowakowski, Xiaoqing Ma, S. Walwadkar, V. Kulkarni, S. Muthukumar","doi":"10.1109/ECTC.2012.6248804","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248804","url":null,"abstract":"Miniaturization of electronic components driven by “thin and light” products in portable and consumer electronics has lead to thinner and smaller Ball Grid Array (BGA) packages. Surface Mount (SMT) processes for these smaller and thinner packages present significant challenges, and the reduced Z-height requirements were met with improved process solutions. This study is focused on two technology options: (a) Solder Grid Array (SGA) and (b) Coreless packaging. Dynamic warpage and thermo mechanical analysis have significant impact on board level reliability from these technology options. Board level reliability tests indicates the SGA cored packages show lower temperature cycle performance compared to BGA cored packages due to the reduced solder joint height under fatigue loading. Shock tests are comparable for both BGA and SGA cored packages. Coreless BGA packages show significantly better reliability performance compared to the equivalent conventional cored BGA packages.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80787654","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Electromigration behavior of 3D-IC TSV interconnects 3D-IC TSV互连的电迁移行为
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248850
T. Frank, S. Moreau, C. Chappaz, L. Arnaud, P. Leduc, A. Thuaire, L. Anghel
The electromigration (EM) behavior of Through Silicon Via (TSV) interconnects used for 3D integration is studied. Impact of the TSV section size on EM lifetime and consideration of increasing metal level thickness are reported. Void nucleates and grows right after TSV, in the adjacent metal level. The TSV section size at metal level interface is critical for high EM performance. Thickness increase of metal level is revealed to not directly increase EM robustness, since irregular void nucleation and growth impact expected performances.
研究了用于三维集成的硅通孔(TSV)互连的电迁移行为。报道了TSV截面尺寸对电磁寿命的影响以及增加金属水平厚度的考虑。在邻近的金属水平上,空穴在TSV之后立即成核并生长。金属级界面处的TSV截面尺寸对提高电磁性能至关重要。金属层厚度的增加并不能直接提高电磁鲁棒性,因为不规则的空洞成核和生长影响了预期的性能。
{"title":"Electromigration behavior of 3D-IC TSV interconnects","authors":"T. Frank, S. Moreau, C. Chappaz, L. Arnaud, P. Leduc, A. Thuaire, L. Anghel","doi":"10.1109/ECTC.2012.6248850","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248850","url":null,"abstract":"The electromigration (EM) behavior of Through Silicon Via (TSV) interconnects used for 3D integration is studied. Impact of the TSV section size on EM lifetime and consideration of increasing metal level thickness are reported. Void nucleates and grows right after TSV, in the adjacent metal level. The TSV section size at metal level interface is critical for high EM performance. Thickness increase of metal level is revealed to not directly increase EM robustness, since irregular void nucleation and growth impact expected performances.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88687251","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 36
Cu pillar exposed-die molded FCCSP for mobile devices 移动设备用铜柱外露模制FCCSP
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248939
Chang-Yi Lan, C. Hsiao, J. Lau, E. So, B. Ma
Due to more build-in functions and smaller form factor requirements, mobile devices are required to have better thermal dissipation performance and thinner IC package profile. In this study, a new package which combines Cu pillar bumps with IC backside exposed-die properties is introduced. Compared with solder bumps, Cu pillar bumps can effectively increase substrate circuit layout density and then reduce substrate layers or shrink package sizes to achieve cost down benefit. Also, compared with traditional over-mold FCCSP, IC backside exposed-die molded FCCSP can effectively eliminate roughly 100μm of package height to achieve thin package requirement. Moreover, exposed-die also can provide better thermal dissipation performance, i.e., Theta JC, when it is attached to an external heat spreader/sink or EMC shielding case. However, compared with solder bumps, Cu pillar bumps (with higher modulus property) will introduce higher mechanical stress to ELK layer and may cause potential ELK cracking issue. Also, compared with traditional over mold package, exposed-die will introduce serious package warpage issue and may cause potential low SMT yield problem. Therefore, the solutions to reduce the mechanical stress from Cu pillar bump to the ELK layer and improve the warpage for exposed-die have aroused lots of attention in semiconductor industry, especially on FCCSP and PoP (Package on Package) recently. In this study, lots of mechanical simulation models and DOE studies used to address how to effectively reduce ELK stress such as adding PI, changing bump shapes, change to DUAL UBM, or adding one RDL layer. Moreover, how substrate or molding compound material selected (such as CTE or Tg adjustment) can effectively reduce package warpage and then eventually improve FCCSP SMT and stacking PoP yields are addressed as well
由于更多的内置功能和更小的外形尺寸要求,移动设备需要具有更好的散热性能和更薄的IC封装轮廓。本研究提出一种结合铜柱凸点与IC背面外露模特性的封装方法。与钎料凸点相比,铜柱凸点可以有效地增加衬底电路布局密度,从而减少衬底层数或缩小封装尺寸,从而达到降低成本的效果。此外,与传统的上模FCCSP相比,IC背面外露模FCCSP可以有效地消除约100μm的封装高度,以实现薄封装要求。此外,当外露芯片连接到外部散热片/散热器或EMC屏蔽盒时,还可以提供更好的散热性能,即Theta JC。然而,与钎料凸起相比,铜柱凸起(具有更高的模量)会给ELK层带来更高的机械应力,并可能导致潜在的ELK开裂问题。此外,与传统的过模封装相比,外露的模具将引入严重的封装翘曲问题,并可能导致潜在的低SMT良率问题。因此,如何减小铜柱碰撞对ELK层的机械应力,改善外露模的翘曲,已引起半导体业界的广泛关注,尤其是FCCSP和PoP (Package on Package)。在本研究中,通过大量的力学仿真模型和DOE研究来解决如何有效地降低ELK应力,例如增加PI,改变凹凸形状,更换DUAL UBM,或增加一个RDL层。此外,如何选择基板或成型复合材料(如CTE或Tg调整)可以有效地减少封装翘曲,然后最终提高FCCSP SMT和堆叠PoP的产量
{"title":"Cu pillar exposed-die molded FCCSP for mobile devices","authors":"Chang-Yi Lan, C. Hsiao, J. Lau, E. So, B. Ma","doi":"10.1109/ECTC.2012.6248939","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248939","url":null,"abstract":"Due to more build-in functions and smaller form factor requirements, mobile devices are required to have better thermal dissipation performance and thinner IC package profile. In this study, a new package which combines Cu pillar bumps with IC backside exposed-die properties is introduced. Compared with solder bumps, Cu pillar bumps can effectively increase substrate circuit layout density and then reduce substrate layers or shrink package sizes to achieve cost down benefit. Also, compared with traditional over-mold FCCSP, IC backside exposed-die molded FCCSP can effectively eliminate roughly 100μm of package height to achieve thin package requirement. Moreover, exposed-die also can provide better thermal dissipation performance, i.e., Theta JC, when it is attached to an external heat spreader/sink or EMC shielding case. However, compared with solder bumps, Cu pillar bumps (with higher modulus property) will introduce higher mechanical stress to ELK layer and may cause potential ELK cracking issue. Also, compared with traditional over mold package, exposed-die will introduce serious package warpage issue and may cause potential low SMT yield problem. Therefore, the solutions to reduce the mechanical stress from Cu pillar bump to the ELK layer and improve the warpage for exposed-die have aroused lots of attention in semiconductor industry, especially on FCCSP and PoP (Package on Package) recently. In this study, lots of mechanical simulation models and DOE studies used to address how to effectively reduce ELK stress such as adding PI, changing bump shapes, change to DUAL UBM, or adding one RDL layer. Moreover, how substrate or molding compound material selected (such as CTE or Tg adjustment) can effectively reduce package warpage and then eventually improve FCCSP SMT and stacking PoP yields are addressed as well","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"90406087","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Improved predictions of lead free solder joint reliability that include aging effects 改进了无铅焊点可靠性的预测,包括老化效应
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248879
M. Motalab, Z. Cai, J. Suhling, Jiawei Zhang, J. Evans, M. Bozack, P. Lall
It has been demonstrated that isothermal aging leads to large reductions (up to 50%) in several key material properties for lead free solders including stiffness (modulus), yield stress, ultimate strength, and strain to failure. In addition, even more dramatic evolution has been observed in the creep response of aged solders, where up to 10,000X increases have been observed in the steady state (secondary) creep strain rate (creep compliance). Such degradations in the stiffness, strength, and creep compliance of the solder material are expected to be universally detrimental to reliability of solder joints in electronic assemblies. Traditional finite element based predictions for solder joint reliability during thermal cycling accelerated life testing are based on solder constitutive equations (e.g. Anand viscoplastic model) and failure models (e.g. energy dissipation per cycle models) that do not evolve with material aging. Thus, there will be significant errors in the calculations with lead free SAC alloys that illustrate dramatic aging phenomena. In our current research, we are developing new reliability prediction procedures that utilize constitutive relations and failure criteria that incorporate aging effects, and then validating the new approaches through correlation with thermal cycling accelerated life testing experimental data. In this paper, we report on the first step of that development, namely the establishment of a revised set of Anand viscoplastic stress-strain relations for solder that include material parameters that evolve with the thermal history of the solder material. The effects of aging on the nine Anand model parameters have been examined by performing stress strain tests on SAC305 samples that were aged for various durations (0-6 months) at a temperature of 100 C. For each aging time, stress-strain data were measured at three strain rates (0.001, 0.0001, and 0.00001 1/sec) and five temperatures (25, 50, 75, 100, and 125 C). Using the measured stress-strain data, the Anand model material parameters have been determined for various aging conditions. Mathematical expressions were then developed to model the evolution of the Anand model parameter with aging time. Our results show that 2 of the 9 constants remain essentially constant during aging, while the other 6 show large changes (30-70%) with up to 6 months of aging at 100 C. Preliminary finite element simulations have also shown that the use of the modified Anand model leads to a strong dependence of the calculated plastic work dissipated per cycle on the aging conditions prior to thermal cycling.
已经证明,等温时效导致无铅焊料的几个关键材料性能大幅降低(高达50%),包括刚度(模量)、屈服应力、极限强度和失效应变。此外,在老化焊料的蠕变响应中观察到更为戏剧性的演变,在稳态(次级)蠕变应变率(蠕变顺应性)中观察到高达10,000倍的增加。焊接材料的刚度、强度和蠕变顺应性的这种退化预计将普遍损害电子组件中焊点的可靠性。在热循环加速寿命测试中,传统的基于有限元的焊点可靠性预测是基于焊料本构方程(如Anand粘塑性模型)和失效模型(如每循环能量耗散模型),这些模型不随材料老化而变化。因此,在无铅SAC合金的计算中会有很大的误差,这说明了剧烈的老化现象。在我们目前的研究中,我们正在开发新的可靠性预测程序,该程序利用本构关系和包含老化效应的失效准则,然后通过与热循环加速寿命测试实验数据的关联来验证新方法。在本文中,我们报告了这一发展的第一步,即建立了一套修订的Anand粘塑性应力-应变关系,其中包括随焊料热历史演变的材料参数。通过在100℃下进行不同时效时间(0-6个月)的SAC305样品进行应力应变试验,研究了时效对9个Anand模型参数的影响。对于每个时效时间,在三种应变速率(0.001、0.0001和0.00001 1/秒)和五种温度(25、50、75、100和125℃)下测量应力应变数据。利用测量的应力应变数据,确定了不同时效条件下的Anand模型材料参数。建立了Anand模型参数随老化时间变化的数学表达式。我们的研究结果表明,9个常数中有2个在时效过程中基本保持不变,而其他6个在100℃下时效长达6个月时变化较大(30-70%)。初步的有限元模拟也表明,使用改进的Anand模型导致计算的每个循环的塑性功消耗强烈依赖于热循环之前的时效条件。
{"title":"Improved predictions of lead free solder joint reliability that include aging effects","authors":"M. Motalab, Z. Cai, J. Suhling, Jiawei Zhang, J. Evans, M. Bozack, P. Lall","doi":"10.1109/ECTC.2012.6248879","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248879","url":null,"abstract":"It has been demonstrated that isothermal aging leads to large reductions (up to 50%) in several key material properties for lead free solders including stiffness (modulus), yield stress, ultimate strength, and strain to failure. In addition, even more dramatic evolution has been observed in the creep response of aged solders, where up to 10,000X increases have been observed in the steady state (secondary) creep strain rate (creep compliance). Such degradations in the stiffness, strength, and creep compliance of the solder material are expected to be universally detrimental to reliability of solder joints in electronic assemblies. Traditional finite element based predictions for solder joint reliability during thermal cycling accelerated life testing are based on solder constitutive equations (e.g. Anand viscoplastic model) and failure models (e.g. energy dissipation per cycle models) that do not evolve with material aging. Thus, there will be significant errors in the calculations with lead free SAC alloys that illustrate dramatic aging phenomena. In our current research, we are developing new reliability prediction procedures that utilize constitutive relations and failure criteria that incorporate aging effects, and then validating the new approaches through correlation with thermal cycling accelerated life testing experimental data. In this paper, we report on the first step of that development, namely the establishment of a revised set of Anand viscoplastic stress-strain relations for solder that include material parameters that evolve with the thermal history of the solder material. The effects of aging on the nine Anand model parameters have been examined by performing stress strain tests on SAC305 samples that were aged for various durations (0-6 months) at a temperature of 100 C. For each aging time, stress-strain data were measured at three strain rates (0.001, 0.0001, and 0.00001 1/sec) and five temperatures (25, 50, 75, 100, and 125 C). Using the measured stress-strain data, the Anand model material parameters have been determined for various aging conditions. Mathematical expressions were then developed to model the evolution of the Anand model parameter with aging time. Our results show that 2 of the 9 constants remain essentially constant during aging, while the other 6 show large changes (30-70%) with up to 6 months of aging at 100 C. Preliminary finite element simulations have also shown that the use of the modified Anand model leads to a strong dependence of the calculated plastic work dissipated per cycle on the aging conditions prior to thermal cycling.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89411005","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 90
A new approach towards an optimum design and manufacture of microfluidic devices based on ex situ fabricated hydrogel based thin films' integration 基于非原位制备水凝胶薄膜集成的微流控器件优化设计与制造新途径
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6249114
Weiwei Zhao, T. Santaniello, P. Webb, C. Lenardi, Changqing Liu
We present a compression based packaging technique which can be applied to reversibly seal hydrogel based materials' thin films and micro-fabricated thermoplastic components for hybrid materials stacking microfluidic cells-based chips design. A multilayer microdevice has been realized for liquid leakage tests at the thermoplastic/hydrogel interface nearby the fluidic circuits machined on the plastic layer; biocompatible Poly-hydroxyethylmethacrylate (PHEMA) hydrogel membranes with different thickness (Ranging from 100 to 200 μm) and micro-milled Polymethylmethacrylate components were chosen to realize the chip. By promoting continuous perfusion of the system pumping aqueous coloured dye solutions in the microchannels, the sealing between the two materials resulted guaranteed for tested flow rate values, ranging from 100nL/min to 10mL/min. Furthermore, to take the hydrogel into operation, a representative case study of a micro-bioreactor based on joint hybrid materials and employing PHEMA thin film as a cell culture substrate has been analyzed and modelled by mean of numerical simulation.
我们提出了一种基于压缩的封装技术,该技术可用于可逆密封水凝胶基材料薄膜和微加工热塑性元件,用于混合材料堆叠微流控电池芯片设计。在塑料层上加工的流体电路附近的热塑性/水凝胶界面处,实现了一种用于液体泄漏测试的多层微装置;选择不同厚度(100 ~ 200 μm)的生物相容性聚甲基丙烯酸羟乙酯(PHEMA)水凝胶膜和微磨聚甲基丙烯酸甲酯组分来实现芯片。通过促进系统在微通道中泵送有色染料水溶液的连续灌注,两种材料之间的密封保证了测试流速值,范围从100nL/min到10mL/min。此外,为了使水凝胶投入使用,对以PHEMA薄膜为细胞培养底物的联合杂化材料微生物反应器的代表性案例进行了分析和数值模拟。
{"title":"A new approach towards an optimum design and manufacture of microfluidic devices based on ex situ fabricated hydrogel based thin films' integration","authors":"Weiwei Zhao, T. Santaniello, P. Webb, C. Lenardi, Changqing Liu","doi":"10.1109/ECTC.2012.6249114","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6249114","url":null,"abstract":"We present a compression based packaging technique which can be applied to reversibly seal hydrogel based materials' thin films and micro-fabricated thermoplastic components for hybrid materials stacking microfluidic cells-based chips design. A multilayer microdevice has been realized for liquid leakage tests at the thermoplastic/hydrogel interface nearby the fluidic circuits machined on the plastic layer; biocompatible Poly-hydroxyethylmethacrylate (PHEMA) hydrogel membranes with different thickness (Ranging from 100 to 200 μm) and micro-milled Polymethylmethacrylate components were chosen to realize the chip. By promoting continuous perfusion of the system pumping aqueous coloured dye solutions in the microchannels, the sealing between the two materials resulted guaranteed for tested flow rate values, ranging from 100nL/min to 10mL/min. Furthermore, to take the hydrogel into operation, a representative case study of a micro-bioreactor based on joint hybrid materials and employing PHEMA thin film as a cell culture substrate has been analyzed and modelled by mean of numerical simulation.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78411444","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
3D stacked microfluidic cooling for high-performance 3D ICs 用于高性能3D集成电路的3D堆叠微流控冷却
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6249058
Yue Zhang, A. Dembla, Y. Joshi, Muhannad S. Bakir
Cooling is a significant challenge for high-performance high-power 3D ICs. hi this paper, we describe the experimental evaluation of 3D ICs with embedded microfluidic cooling. Different architectures are experimentally evaluated ine hiding: 1) a memory-on-processor stack. 2) a processor-on-processor stack with equal power dissipation, and 3) a processor-on-processor stack with different power dissipation, hi all cases, embedded microfluidic cooling shows significant junction temperature reduction compared to air-cooling.
散热是高性能大功率3D集成电路面临的重大挑战。本文介绍了嵌入式微流控冷却的三维集成电路的实验评价。不同的架构被实验地评估了隐藏:1)一个处理器上的内存堆栈。2)具有相同功耗的处理器对处理器堆栈,以及3)具有不同功耗的处理器对处理器堆栈,在所有情况下,嵌入式微流体冷却与空气冷却相比显着降低结温。
{"title":"3D stacked microfluidic cooling for high-performance 3D ICs","authors":"Yue Zhang, A. Dembla, Y. Joshi, Muhannad S. Bakir","doi":"10.1109/ECTC.2012.6249058","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6249058","url":null,"abstract":"Cooling is a significant challenge for high-performance high-power 3D ICs. hi this paper, we describe the experimental evaluation of 3D ICs with embedded microfluidic cooling. Different architectures are experimentally evaluated ine hiding: 1) a memory-on-processor stack. 2) a processor-on-processor stack with equal power dissipation, and 3) a processor-on-processor stack with different power dissipation, hi all cases, embedded microfluidic cooling shows significant junction temperature reduction compared to air-cooling.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77937811","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 42
Systematic studies of second level interconnection reliability of edge and corner bonded lead-free array-based packages under mechanical and thermal loading 机械和热载荷作用下无铅阵列封装的二级互连可靠性系统研究
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248953
Hongbin Shi, Daquan Yu, T. Ueda
Lead-free (LF) solder joints of portable devices are frequently subjected to unintentional drop, bend, shear and thermal cycling loading during transportation, handling, and usage. Various underfills are widely used in the electronics industry to deal with these challenges, however, the above approaches have some intrinsic shortcomings such as high material costs, low manufacturing assembly rate, poor reworkability and so on. To reduce the cycle time and cost of conventional underfill process, two promising polymeric reinforcement technologies for the next generation array-based package (ABP) application, the so-called edge and corner bond adhesives, have been developed. In this paper, the second level interconnection (SLI) reliability of edge and corner bonded LF package stackable very thin fine pitch ball grid arrays (PSvfBGAs) was systematic studied using package to board interconnection shear, monotonic 4-point bend, 90° free-drop, and thermal cycling tests. Three materials used in this study were a UV-cured acrylic edge bond adhesive (EBA), and thermal-cured epoxy EBA, and a thermal-cured epoxy corner bond adhesive (CBA). Moreover, the PSvfBGAs without bonding were also tested for comparison. The test results indicate that all the bonding materials increase the mechanical performance of SLIs, especially for drop reliability. On the contrary, the thermal fatigue lives of PSvfBGAs with edge bond acrylic and epoxy are reduced by 38.42% and 8.34%, respectively. In addition to the comparison of maximum shear and bend forces, crosshead displacement, principle strain, drops and thermal cycles to failure between the four test groups, the failure modes and mechanisms of SLIs under various test conditions were analyzed as well.
便携式设备的无铅(LF)焊点在运输、处理和使用过程中经常受到无意的跌落、弯曲、剪切和热循环载荷的影响。为了应对这些挑战,电子工业广泛采用了各种底填方式,但上述方法存在材料成本高、制造装配率低、可返工性差等内在缺点。为了减少常规底填工艺的周期时间和成本,研究人员开发了两种有前途的聚合物增强技术,即所谓的边缘和角粘合粘合剂,用于下一代阵列封装(ABP)的应用。本文采用包板互连剪切、单调4点弯曲、90°自由落差和热循环试验,系统研究了边角键合LF封装可堆叠极薄细间距球栅阵列(PSvfBGAs)的二级互连可靠性。本研究使用的三种材料分别是紫外光固化丙烯酸边胶(EBA)、热固化环氧树脂EBA和热固化环氧树脂角胶(CBA)。此外,还测试了无键合的PSvfBGAs进行比较。试验结果表明,所有粘结材料均能提高sli的力学性能,尤其是跌落可靠性。相反,边粘接丙烯酸和环氧树脂的PSvfBGAs的热疲劳寿命分别降低了38.42%和8.34%。对比了4个试验组的最大剪切力和弯曲力、十字位移、主应变、跌落和热循环的破坏规律,分析了不同试验条件下sli的破坏模式和破坏机制。
{"title":"Systematic studies of second level interconnection reliability of edge and corner bonded lead-free array-based packages under mechanical and thermal loading","authors":"Hongbin Shi, Daquan Yu, T. Ueda","doi":"10.1109/ECTC.2012.6248953","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248953","url":null,"abstract":"Lead-free (LF) solder joints of portable devices are frequently subjected to unintentional drop, bend, shear and thermal cycling loading during transportation, handling, and usage. Various underfills are widely used in the electronics industry to deal with these challenges, however, the above approaches have some intrinsic shortcomings such as high material costs, low manufacturing assembly rate, poor reworkability and so on. To reduce the cycle time and cost of conventional underfill process, two promising polymeric reinforcement technologies for the next generation array-based package (ABP) application, the so-called edge and corner bond adhesives, have been developed. In this paper, the second level interconnection (SLI) reliability of edge and corner bonded LF package stackable very thin fine pitch ball grid arrays (PSvfBGAs) was systematic studied using package to board interconnection shear, monotonic 4-point bend, 90° free-drop, and thermal cycling tests. Three materials used in this study were a UV-cured acrylic edge bond adhesive (EBA), and thermal-cured epoxy EBA, and a thermal-cured epoxy corner bond adhesive (CBA). Moreover, the PSvfBGAs without bonding were also tested for comparison. The test results indicate that all the bonding materials increase the mechanical performance of SLIs, especially for drop reliability. On the contrary, the thermal fatigue lives of PSvfBGAs with edge bond acrylic and epoxy are reduced by 38.42% and 8.34%, respectively. In addition to the comparison of maximum shear and bend forces, crosshead displacement, principle strain, drops and thermal cycles to failure between the four test groups, the failure modes and mechanisms of SLIs under various test conditions were analyzed as well.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74227208","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Bio-inspired surface treatment on touch screen panels (TSPs) for adhesion enhancement 触摸屏面板(tsp)的仿生表面处理,增强附着力
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6249102
Il Kim, Seunghwan Kim, Inseong You, Haeshin Lee, K. Paik
Immersion of substrates in a dilute aqueous solution of bio-inspired building blocks resulted a deposition of polydopamine thin film on the substrate. The Self-polymerization speed measured by ellipsometry was 1.6 nm/hr. Strong catalyst was added in order to enhance the speed. The resulting speed was increased from 1.6 nm/hr to 30 nm/hr. Bio-inspired surface treated PET and ITO-PET substrates with various treatment times were assembled with FPC using commercial acrylic ACF. As a result, adhesion strength between PET substrates and FPC was enhanced dramatically from below 10 gf/cm to over 500 gf/cm even when the treatment time was 5 min. Electrical contact resistance did not show any notable changes. It was presumably due to the sufficiently low thickness (2.5 nm) of bio-inspired thin film on the electrode.
将底物浸入生物启发构建块的稀水溶液中,会在底物上沉积聚多巴胺薄膜。椭偏法测定的自聚合速度为1.6 nm/hr。为了提高反应速度,加入了强催化剂。所得速度由1.6 nm/hr提高到30 nm/hr。不同处理时间的仿生表面处理PET和ITO-PET基材用商用丙烯酸ACF与FPC组装。结果表明,即使处理时间为5 min, PET基材与FPC之间的粘附强度也从10 gf/cm以下显著提高到500 gf/cm以上,电接触电阻没有明显变化。这可能是由于电极上的仿生薄膜厚度足够低(2.5 nm)。
{"title":"Bio-inspired surface treatment on touch screen panels (TSPs) for adhesion enhancement","authors":"Il Kim, Seunghwan Kim, Inseong You, Haeshin Lee, K. Paik","doi":"10.1109/ECTC.2012.6249102","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6249102","url":null,"abstract":"Immersion of substrates in a dilute aqueous solution of bio-inspired building blocks resulted a deposition of polydopamine thin film on the substrate. The Self-polymerization speed measured by ellipsometry was 1.6 nm/hr. Strong catalyst was added in order to enhance the speed. The resulting speed was increased from 1.6 nm/hr to 30 nm/hr. Bio-inspired surface treated PET and ITO-PET substrates with various treatment times were assembled with FPC using commercial acrylic ACF. As a result, adhesion strength between PET substrates and FPC was enhanced dramatically from below 10 gf/cm to over 500 gf/cm even when the treatment time was 5 min. Electrical contact resistance did not show any notable changes. It was presumably due to the sufficiently low thickness (2.5 nm) of bio-inspired thin film on the electrode.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74529314","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers 集成硅通孔与无焊,兼容的互连为新颖的,大面积的中间层
Pub Date : 2012-07-30 DOI: 10.1109/ECTC.2012.6248838
I. Shubin, E. Chow, A. Chow, H. Thacker, D. Debruyker, K. Fujimoto, K. Raj, A. Krishnamoorthy, J. Mitchell, J. Cunningham
A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) into a passive large area silicon interposer. We report on the packaging test vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress-free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.
介绍了一种新型封装模块,该封装模块将带有硅铜通孔(tsv)的柔性微弹簧互连协整成无源大面积硅中间层。我们报告了基于这种中间体的封装测试车辆,旨在展示晶圆级集成过程,以形成高成品率和低电阻的TSV+弹簧互连。我们的目标是开发一个可扩展的,大面积的芯片或MCM封装平台,使具有不同功能和技术的芯片和组件的无压力,易于重新组装。我们展示了中间层布局,分享了过程细节和表征方法。
{"title":"Integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers","authors":"I. Shubin, E. Chow, A. Chow, H. Thacker, D. Debruyker, K. Fujimoto, K. Raj, A. Krishnamoorthy, J. Mitchell, J. Cunningham","doi":"10.1109/ECTC.2012.6248838","DOIUrl":"https://doi.org/10.1109/ECTC.2012.6248838","url":null,"abstract":"A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) into a passive large area silicon interposer. We report on the packaging test vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress-free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"72775592","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
期刊
2012 IEEE 62nd Electronic Components and Technology Conference
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1