Pub Date : 2024-06-05DOI: 10.1109/OJCAS.2024.3409747
Bent Walther;Lukas Polzin;Marcel van Delden;Thomas Musch
Using physically separated multiple-input multiple-output (MIMO) systems for millimeter-wave measurement systems based on linear frequency chirps poses unique challenges for generating a modulated reference chirp to apply high coherence. The reference frequency chirp is crucial for the measurement accuracy of the overall system and should feature high bandwidth, low phase noise, and high linearity. For this reason, we present a novel architecture combining a fixed-integer phase-locked loop (PLL) with a fast-modulated frequency divider. Thus, modulated output frequencies of up to 2 GHz with an adjustable bandwidth of up to 1.75 GHz are achieved while maintaining low phase noise of −140 dBc/Hz at 1 MHz from the carrier at the center frequency. Synchronous programming and modulation of the fractional frequency divider is done by a new type of control utilizing fast transceivers in a field-programmable gate array (FPGA), which does not require back-synchronization to the frequency divider. Measurements with the novel reference frequency chirp generator combined with a V-band PLL reveal a low RMS linearity error of 0.67ppm of the reference chirp for a chirp duration of 1 ms and a bandwidth of 363 MHz.
{"title":"An Ultra-Wideband Reference Frequency Chirp Generator Utilizing Fractional Frequency Divider With High Linearity","authors":"Bent Walther;Lukas Polzin;Marcel van Delden;Thomas Musch","doi":"10.1109/OJCAS.2024.3409747","DOIUrl":"https://doi.org/10.1109/OJCAS.2024.3409747","url":null,"abstract":"Using physically separated multiple-input multiple-output (MIMO) systems for millimeter-wave measurement systems based on linear frequency chirps poses unique challenges for generating a modulated reference chirp to apply high coherence. The reference frequency chirp is crucial for the measurement accuracy of the overall system and should feature high bandwidth, low phase noise, and high linearity. For this reason, we present a novel architecture combining a fixed-integer phase-locked loop (PLL) with a fast-modulated frequency divider. Thus, modulated output frequencies of up to 2 GHz with an adjustable bandwidth of up to 1.75 GHz are achieved while maintaining low phase noise of −140 dBc/Hz at 1 MHz from the carrier at the center frequency. Synchronous programming and modulation of the fractional frequency divider is done by a new type of control utilizing fast transceivers in a field-programmable gate array (FPGA), which does not require back-synchronization to the frequency divider. Measurements with the novel reference frequency chirp generator combined with a V-band PLL reveal a low RMS linearity error of 0.67ppm of the reference chirp for a chirp duration of 1 ms and a bandwidth of 363 MHz.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"254-266"},"PeriodicalIF":2.4,"publicationDate":"2024-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10549958","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"141495214","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-06-05DOI: 10.1109/OJCAS.2024.3410020
Jeremy Cosson-Martin;Jhoan Salinas;Hossein Shakiba;Ali Sheikholeslami
This paper demonstrates the first silicon-verified FBMC encoder and decoder designed to emulate beyond $224Gb/s$ wireline communication. It also compares the performance of FBMC to PAM and DMT in three steps. First, the digital power and area consumption are compared using measured results from the manufactured test chip. Second, the data rate is determined using lab-measured results. And third, the performance when subject to notched channels is analyzed using simulation results. Finally, we present a method to emulate wireline links while reducing the emulator complexity and simulation time by one to two orders of magnitude over conventional over-sampled techniques. Our analysis indicates that given a smooth channel and an SNR which enables an average spectral efficiency of $4bits/sec/Hz$ at a bit-error rate of 10-3, both DMT and FBMC perform similarly to a conventional PAM-4 link. However, when noise is reduced and a spectral notch is applied, thereby achieving an average spectral efficiency of $4.6bits/sec/Hz$ , DMT and FBMC can outperform PAM by 2.1 and 2.3 times, respectively. In addition, we estimate FBMC’s encoder and decoder power consumption at $1.53pJ/b$ and $1.98pJ/b$ , respectively, and area requirement at $0.07mm^{2}$ and $0.17mm^{2}$ , respectively, which is similar to DMT. These values are competitive with similar $22nm$ PAM transceivers, suggesting that DMT and FBMC are viable alternatives to PAM for next-generation high-speed wireline applications.
{"title":"FBMC vs. PAM and DMT for High-Speed Wireline Communication","authors":"Jeremy Cosson-Martin;Jhoan Salinas;Hossein Shakiba;Ali Sheikholeslami","doi":"10.1109/OJCAS.2024.3410020","DOIUrl":"https://doi.org/10.1109/OJCAS.2024.3410020","url":null,"abstract":"This paper demonstrates the first silicon-verified FBMC encoder and decoder designed to emulate beyond \u0000<inline-formula> <tex-math>$224Gb/s$ </tex-math></inline-formula>\u0000 wireline communication. It also compares the performance of FBMC to PAM and DMT in three steps. First, the digital power and area consumption are compared using measured results from the manufactured test chip. Second, the data rate is determined using lab-measured results. And third, the performance when subject to notched channels is analyzed using simulation results. Finally, we present a method to emulate wireline links while reducing the emulator complexity and simulation time by one to two orders of magnitude over conventional over-sampled techniques. Our analysis indicates that given a smooth channel and an SNR which enables an average spectral efficiency of \u0000<inline-formula> <tex-math>$4bits/sec/Hz$ </tex-math></inline-formula>\u0000 at a bit-error rate of 10-3, both DMT and FBMC perform similarly to a conventional PAM-4 link. However, when noise is reduced and a spectral notch is applied, thereby achieving an average spectral efficiency of \u0000<inline-formula> <tex-math>$4.6bits/sec/Hz$ </tex-math></inline-formula>\u0000, DMT and FBMC can outperform PAM by 2.1 and 2.3 times, respectively. In addition, we estimate FBMC’s encoder and decoder power consumption at \u0000<inline-formula> <tex-math>$1.53pJ/b$ </tex-math></inline-formula>\u0000 and \u0000<inline-formula> <tex-math>$1.98pJ/b$ </tex-math></inline-formula>\u0000, respectively, and area requirement at \u0000<inline-formula> <tex-math>$0.07mm^{2}$ </tex-math></inline-formula>\u0000 and \u0000<inline-formula> <tex-math>$0.17mm^{2}$ </tex-math></inline-formula>\u0000, respectively, which is similar to DMT. These values are competitive with similar \u0000<inline-formula> <tex-math>$22nm$ </tex-math></inline-formula>\u0000 PAM transceivers, suggesting that DMT and FBMC are viable alternatives to PAM for next-generation high-speed wireline applications.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"243-253"},"PeriodicalIF":2.4,"publicationDate":"2024-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10549936","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"141494956","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-04-22DOI: 10.1109/OJCAS.2024.3391829
Byambajav Ragchaa;Liji Wu;Xiangmin Zhang
Battery monitoring integrated circuits (BMIC) employed in the battery management system (BMS) for electric vehicle (EV) application are subjected to rigorous requirements for accuracy, reliability, and safety. This paper presents a design of an 8-cell battery pack monitoring and balancing IC, which can be stacked to monitor and balance a total of 128 cells. The design of battery cell voltage detection is realized by a second order, incremental $Sigma Delta $ ADC with a high-voltage channel multiplexing scheme. The accuracy of cell voltage detection, achieved with a margin of ±10 mV, is confirmed by the test results. In this paper, we aim to enhance the reliability and robustness of the BMIC by implementing fault detection mechanisms within its circuits and incorporating fault recovery functionalities through digital circuits. To meet safety requirements, this paper adheres to the functional safety standard ISO 26262 for road vehicles. The quantitative analysis of hardware architectural metrics for the proposed BMIC demonstrates compliance with ASIL-D requirements for functional safety.
{"title":"A Design of Fault-Tolerant Battery Monitoring IC for Electric Vehicles Complying With ISO 26262","authors":"Byambajav Ragchaa;Liji Wu;Xiangmin Zhang","doi":"10.1109/OJCAS.2024.3391829","DOIUrl":"10.1109/OJCAS.2024.3391829","url":null,"abstract":"Battery monitoring integrated circuits (BMIC) employed in the battery management system (BMS) for electric vehicle (EV) application are subjected to rigorous requirements for accuracy, reliability, and safety. This paper presents a design of an 8-cell battery pack monitoring and balancing IC, which can be stacked to monitor and balance a total of 128 cells. The design of battery cell voltage detection is realized by a second order, incremental \u0000<inline-formula> <tex-math>$Sigma Delta $ </tex-math></inline-formula>\u0000 ADC with a high-voltage channel multiplexing scheme. The accuracy of cell voltage detection, achieved with a margin of ±10 mV, is confirmed by the test results. In this paper, we aim to enhance the reliability and robustness of the BMIC by implementing fault detection mechanisms within its circuits and incorporating fault recovery functionalities through digital circuits. To meet safety requirements, this paper adheres to the functional safety standard ISO 26262 for road vehicles. The quantitative analysis of hardware architectural metrics for the proposed BMIC demonstrates compliance with ASIL-D requirements for functional safety.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"166-177"},"PeriodicalIF":0.0,"publicationDate":"2024-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10506220","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140635283","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-04-19DOI: 10.1109/OJCAS.2024.3391698
Mohammad Emami Meybodi;Hossein Shakiba;Ali Sheikholeslami
This paper presents a comprehensive study of noise prediction and cancellation techniques in high-speed wireline communication systems. Feedforward and feedback architectures are compared, and it is found that while feedforward architecture can reduce total noise power, it fails to reduce symbol error rate (SER) due to unreliable noise estimation. To address this issue, an optimal noise estimation and cancellation filter (ONECF) is proposed, which directly minimizes SER. The paper provides mathematical analysis and experimental results of ONECF, demonstrating that ONECF is effective in reducing SER and improving SNR, and the degree of improvement is proportional to the channel loss. However, ONECF’s performance saturates at a certain level, which depends on the number of taps used. We conclude that feedforward noise cancelling filters are suitable for low to medium loss channels, whereas feedback ones are suitable for high loss channels.
本文全面研究了高速有线通信系统中的噪声预测和消除技术。比较了前馈和反馈架构，发现前馈架构虽然能降低总噪声功率，但由于噪声估计不可靠，无法降低符号错误率（SER）。为了解决这个问题，本文提出了一种最优噪声估计和消除滤波器（ONECF），它能直接将 SER 降到最低。论文提供了 ONECF 的数学分析和实验结果，证明 ONECF 能有效降低 SER 并提高 SNR，而且改善程度与信道损耗成正比。然而，ONECF 的性能会在一定程度上达到饱和，这取决于所使用的抽头数量。我们的结论是，前馈噪声消除滤波器适用于中低损耗信道，而反馈滤波器适用于高损耗信道。
{"title":"Analysis and Design of an Optimal Noise Estimation and Cancellation Filter in Wireline Communication","authors":"Mohammad Emami Meybodi;Hossein Shakiba;Ali Sheikholeslami","doi":"10.1109/OJCAS.2024.3391698","DOIUrl":"10.1109/OJCAS.2024.3391698","url":null,"abstract":"This paper presents a comprehensive study of noise prediction and cancellation techniques in high-speed wireline communication systems. Feedforward and feedback architectures are compared, and it is found that while feedforward architecture can reduce total noise power, it fails to reduce symbol error rate (SER) due to unreliable noise estimation. To address this issue, an optimal noise estimation and cancellation filter (ONECF) is proposed, which directly minimizes SER. The paper provides mathematical analysis and experimental results of ONECF, demonstrating that ONECF is effective in reducing SER and improving SNR, and the degree of improvement is proportional to the channel loss. However, ONECF’s performance saturates at a certain level, which depends on the number of taps used. We conclude that feedforward noise cancelling filters are suitable for low to medium loss channels, whereas feedback ones are suitable for high loss channels.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"153-165"},"PeriodicalIF":0.0,"publicationDate":"2024-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10505903","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140626387","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
During snowfall, the utility of the road infrastructure is critical. Roads must be effectively cleared to ensure access to important locations and services. In this paper, we present an end-to-end framework for snow removal vehicle routing based on road priority. We offer an artificial intelligence-based image-based approach for estimating snow depth and traffic volume on roads. For segments monitored by CCTV cameras, we exploit images and supervised learning models to perform this task. For unmonitored roads, we use the Graph Convolutional Network architecture to predict parameters in a semi-supervised manner. Following that, we assign priority weights to all graph edges as a function of image-based attributes and road categories. We test the method using a real-world example, simulating snow removal within a study area in Montreal, Quebec, Canada. As input for the framework, we collect CCTV image data and combine it with a 2D map. As a result, more efficient snow removal operation can be achieved by optimizing the trajectories of trucks based on the computer vision module outputs.
{"title":"A Computer Vision-Based Framework for Snow Removal Operation Routing","authors":"Mohamed Karaa;Hakim Ghazzai;Yehia Massoud;Lokman Sboui","doi":"10.1109/OJCAS.2023.3326274","DOIUrl":"https://doi.org/10.1109/OJCAS.2023.3326274","url":null,"abstract":"During snowfall, the utility of the road infrastructure is critical. Roads must be effectively cleared to ensure access to important locations and services. In this paper, we present an end-to-end framework for snow removal vehicle routing based on road priority. We offer an artificial intelligence-based image-based approach for estimating snow depth and traffic volume on roads. For segments monitored by CCTV cameras, we exploit images and supervised learning models to perform this task. For unmonitored roads, we use the Graph Convolutional Network architecture to predict parameters in a semi-supervised manner. Following that, we assign priority weights to all graph edges as a function of image-based attributes and road categories. We test the method using a real-world example, simulating snow removal within a study area in Montreal, Quebec, Canada. As input for the framework, we collect CCTV image data and combine it with a 2D map. As a result, more efficient snow removal operation can be achieved by optimizing the trajectories of trucks based on the computer vision module outputs.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"81-91"},"PeriodicalIF":0.0,"publicationDate":"2024-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500496","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140559271","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Approximate computing is an emerging and effective method for reducing energy consumption in digital circuits, which is critical for energy-efficient performance improvement of edge-computing devices. In this paper, we propose a low-power DNN accelerator with novel signed approximate multiplier based on probability-optimized compressor and error compensation. The probability-optimized compressor is customized for partial product matrix (PPM) of signed operands, which gets the optimal logic circuit after probabilistic analysis and optimization. At the same time, we explored the PPM truncation method, found out the impact of different partial product (PP) truncation numbers on circuit benefit and error, and achieved a more ideal performance-error tradeoff through a reasonable error compensation method. In the optimal case of 8 bits, the proposed approximate multiplier saves 49.84% power, 46.41% area and 24.65% delay compared to the exact multiplier. We employed the proposed approximate multiplier in the vector systolic array as the processing element (PE). Under the VGG-16 evaluation, the proposed accelerator achieves performance improvement of energy efficiency $1.96times $ , while the error loss was only 0.95%.
{"title":"A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier","authors":"Laimin Du;Leibin Ni;Xiong Liu;Guanqi Peng;Kai Li;Wei Mao;Hao Yu","doi":"10.1109/OJCAS.2023.3279251","DOIUrl":"https://doi.org/10.1109/OJCAS.2023.3279251","url":null,"abstract":"Approximate computing is an emerging and effective method for reducing energy consumption in digital circuits, which is critical for energy-efficient performance improvement of edge-computing devices. In this paper, we propose a low-power DNN accelerator with novel signed approximate multiplier based on probability-optimized compressor and error compensation. The probability-optimized compressor is customized for partial product matrix (PPM) of signed operands, which gets the optimal logic circuit after probabilistic analysis and optimization. At the same time, we explored the PPM truncation method, found out the impact of different partial product (PP) truncation numbers on circuit benefit and error, and achieved a more ideal performance-error tradeoff through a reasonable error compensation method. In the optimal case of 8 bits, the proposed approximate multiplier saves 49.84% power, 46.41% area and 24.65% delay compared to the exact multiplier. We employed the proposed approximate multiplier in the vector systolic array as the processing element (PE). Under the VGG-16 evaluation, the proposed accelerator achieves performance improvement of energy efficiency \u0000<inline-formula> <tex-math>$1.96times $ </tex-math></inline-formula>\u0000, while the error loss was only 0.95%.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"57-68"},"PeriodicalIF":0.0,"publicationDate":"2024-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500495","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140559367","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-04-16DOI: 10.1109/OJCAS.2023.3335116
Yi Mao;Gengzhen Qi;Pui-In Mak
This paper reports a wideband blocker-tolerant receiver (RX) that covers a 0.5-to-2 GHz radio frequency (RF) range. By combining the gain-boosted (GB) mixer-first low-noise amplifier (LNA) network with a bottom-plate switched-capacitor (SC) N-path filter, the proposed RX provides a high RF gain and high out-of-band (OOB) blocker suppression to improve both the noise figure (NF) and OOB linearity. Particularly, our RX features enhanced filtering at the input side that can effectively prevent the OOB blockers from entering into the RX. By deriving its linear time-invariant (LTI) model, the input impedance matching, gain response and noise performance are analyzed. Besides that, a clock-delay technique is proposed to improve the LO non-overlap characteristics. Designed in 65-nm CMOS, the simulated results present that under an 80-MHz offset frequency, the RX scores a 29 dBm OOB-IIP3 and a -2.3 dBm B-1dB. The NF ranges between 3.2 to 6 dB, and the active area is 0.66 mm 2. At 2 GHz, the power consumption is 25 mW, of which only 4.7 mW is due to the LO dynamic power.
{"title":"Design and Analysis of a Blocker-Tolerant Gain-Boosted N-Path Receiver Using a Bottom-Plate Switched-Capacitor Technique","authors":"Yi Mao;Gengzhen Qi;Pui-In Mak","doi":"10.1109/OJCAS.2023.3335116","DOIUrl":"https://doi.org/10.1109/OJCAS.2023.3335116","url":null,"abstract":"This paper reports a wideband blocker-tolerant receiver (RX) that covers a 0.5-to-2 GHz radio frequency (RF) range. By combining the gain-boosted (GB) mixer-first low-noise amplifier (LNA) network with a bottom-plate switched-capacitor (SC) N-path filter, the proposed RX provides a high RF gain and high out-of-band (OOB) blocker suppression to improve both the noise figure (NF) and OOB linearity. Particularly, our RX features enhanced filtering at the input side that can effectively prevent the OOB blockers from entering into the RX. By deriving its linear time-invariant (LTI) model, the input impedance matching, gain response and noise performance are analyzed. Besides that, a clock-delay technique is proposed to improve the LO non-overlap characteristics. Designed in 65-nm CMOS, the simulated results present that under an 80-MHz offset frequency, the RX scores a 29 dBm OOB-IIP3 and a -2.3 dBm B-1dB. The NF ranges between 3.2 to 6 dB, and the active area is 0.66 mm 2. At 2 GHz, the power consumption is 25 mW, of which only 4.7 mW is due to the LO dynamic power.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"92-101"},"PeriodicalIF":0.0,"publicationDate":"2024-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500899","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140559272","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
This paper describes a supervised speech enhancement (SE) method utilising a noise-aware four-layer deep neural network and training target switching. For optimal speech denoising, the SE system, trained with multiple-target joint learning, switches between mapping-based, masking-based, or complementary processing, depending on the level of noise contamination detected. Optimisation techniques, including ternary quantisation, structural pruning, efficient sparse matrix representation and cost-effective approximations for complex computations, were implemented to reduce area, memory, and power requirements. Up to 19.1x compression was obtained, and all weights could be stored on the on-chip memory. When processing NOISEX-92 noises, the system achieved an average short-time objective intelligibility (STOI) and perceptual evaluation of speech quality (PESQ) scores of 0.81 and 1.62, respectively, outperforming SE algorithms trained with only a single learning target. The proposed SE processor was implemented on a field programmable gate array (FPGA) for proof of concept. Mapping the design on a 65-nm CMOS process led to a chip core area of $3.88~mm^{2}$ and a power consumption of 1.91 mW when operating at a 10 MHz clock frequency.
本文介绍了一种利用噪声感知四层深度神经网络和训练目标切换的有监督语音增强（SE）方法。为了优化语音去噪，通过多目标联合学习训练的 SE 系统会根据检测到的噪声污染程度，在基于映射、基于掩蔽或互补处理之间进行切换。该系统采用了优化技术，包括三元量化、结构剪枝、高效稀疏矩阵表示以及用于复杂计算的经济有效的近似方法，以减少对面积、内存和功率的需求。压缩率高达 19.1 倍，所有权重均可存储在片上存储器中。在处理 NOISEX-92 噪音时，该系统的平均短时客观可懂度（STOI）和语音质量感知评估（PESQ）得分分别为 0.81 和 1.62，优于仅使用单一学习目标训练的 SE 算法。为验证概念，在现场可编程门阵列（FPGA）上实现了所提出的 SE 处理器。将设计映射到 65 纳米 CMOS 工艺上后，芯片内核面积为 3.88~mm^{2}$ ，在 10 MHz 时钟频率下工作时的功耗为 1.91 mW。
{"title":"Hardware Efficient Speech Enhancement With Noise Aware Multi-Target Deep Learning","authors":"Salinna Abdullah;Majid Zamani;Andreas Demosthenous","doi":"10.1109/OJCAS.2024.3389100","DOIUrl":"10.1109/OJCAS.2024.3389100","url":null,"abstract":"This paper describes a supervised speech enhancement (SE) method utilising a noise-aware four-layer deep neural network and training target switching. For optimal speech denoising, the SE system, trained with multiple-target joint learning, switches between mapping-based, masking-based, or complementary processing, depending on the level of noise contamination detected. Optimisation techniques, including ternary quantisation, structural pruning, efficient sparse matrix representation and cost-effective approximations for complex computations, were implemented to reduce area, memory, and power requirements. Up to 19.1x compression was obtained, and all weights could be stored on the on-chip memory. When processing NOISEX-92 noises, the system achieved an average short-time objective intelligibility (STOI) and perceptual evaluation of speech quality (PESQ) scores of 0.81 and 1.62, respectively, outperforming SE algorithms trained with only a single learning target. The proposed SE processor was implemented on a field programmable gate array (FPGA) for proof of concept. Mapping the design on a 65-nm CMOS process led to a chip core area of \u0000<inline-formula> <tex-math>$3.88~mm^{2}$ </tex-math></inline-formula>\u0000 and a power consumption of 1.91 mW when operating at a 10 MHz clock frequency.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"141-152"},"PeriodicalIF":0.0,"publicationDate":"2024-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500889","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140608718","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-04-15DOI: 10.1109/OJCAS.2024.3358106
Yan Liu;Yuan Du;Yang Zhao
This special section of the IEEE Open Journal of Circuits and Systems (OJCAS) aims to highlight a selection of papers from 2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). Due to COVID-19 and travel restrictions, APCCAS 2022 was organised as a hybrid conference during 11 - 13 November 2022 in Shenzhen China. As the regional flagship conference of IEEE Circuits and Systems Society, APCCAS 2022 was driven by the theme “Building a Fully-connected AIoT World” to emphasize the CAS Society’s potential for finding multidisciplinary solutions to societal and industrial challenges. The papers in this special issue were selected from a comprehensive list of papers presented in the sessions of APCCAS 2022.
IEEE Open Journal of Circuits and Systems（OJCAS）的这一专栏旨在重点介绍 2022 年 IEEE 亚太电路与系统会议（APCCAS）的部分论文。由于 COVID-19 和旅行限制，2022 年亚太电路与系统会议将于 2022 年 11 月 11 - 13 日在中国深圳举行。作为 IEEE 电路与系统学会的地区旗舰会议，APCCAS 2022 的主题是 "构建全连接的人工智能物联网世界"，以强调中国科学院学会在为社会和工业挑战寻找多学科解决方案方面的潜力。本特刊中的论文是从 APCCAS 2022 年会议的论文综合清单中挑选出来的。
{"title":"Special Issue on Selected Papers From APCCAS 2022","authors":"Yan Liu;Yuan Du;Yang Zhao","doi":"10.1109/OJCAS.2024.3358106","DOIUrl":"https://doi.org/10.1109/OJCAS.2024.3358106","url":null,"abstract":"This special section of the IEEE Open Journal of Circuits and Systems (OJCAS) aims to highlight a selection of papers from 2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). Due to COVID-19 and travel restrictions, APCCAS 2022 was organised as a hybrid conference during 11 - 13 November 2022 in Shenzhen China. As the regional flagship conference of IEEE Circuits and Systems Society, APCCAS 2022 was driven by the theme “Building a Fully-connected AIoT World” to emphasize the CAS Society’s potential for finding multidisciplinary solutions to societal and industrial challenges. The papers in this special issue were selected from a comprehensive list of papers presented in the sessions of APCCAS 2022.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"55-56"},"PeriodicalIF":0.0,"publicationDate":"2024-04-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500494","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140555871","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-04-15DOI: 10.1109/OJCAS.2023.3317944
Chien-Cheng Tseng;Su-Ling Lee
In this paper, the computation of graph Fourier transform centrality (GFTC) of complex network using graph filter is presented. For conventional computation method, it needs to use the non-sparse transform matrix of graph Fourier transform (GFT) to compute GFTC scores. To reduce the computational complexity of GFTC, a linear algebra method based on Frobenius norm of error matrix is applied to convert the spectral-domain GFTC computation task to vertex-domain one such that GFTC can be computed by using polynomial graph filtering method. There are two kinds of designs of graph filters to be studied. One is the graph-aware method; the other is the graph-unaware method. The computational complexity comparison and experimental results show that the proposed graph filter method is more computationally efficient than conventional GFT method because the sparsity of Laplacian matrix is used in the implementation structure. Finally, the centrality computations of social network, metro network and sensor network are used to demonstrate the effectiveness of the proposed GFTC computation method using graph filter.
{"title":"Computation of Graph Fourier Transform Centrality Using Graph Filter","authors":"Chien-Cheng Tseng;Su-Ling Lee","doi":"10.1109/OJCAS.2023.3317944","DOIUrl":"https://doi.org/10.1109/OJCAS.2023.3317944","url":null,"abstract":"In this paper, the computation of graph Fourier transform centrality (GFTC) of complex network using graph filter is presented. For conventional computation method, it needs to use the non-sparse transform matrix of graph Fourier transform (GFT) to compute GFTC scores. To reduce the computational complexity of GFTC, a linear algebra method based on Frobenius norm of error matrix is applied to convert the spectral-domain GFTC computation task to vertex-domain one such that GFTC can be computed by using polynomial graph filtering method. There are two kinds of designs of graph filters to be studied. One is the graph-aware method; the other is the graph-unaware method. The computational complexity comparison and experimental results show that the proposed graph filter method is more computationally efficient than conventional GFT method because the sparsity of Laplacian matrix is used in the implementation structure. Finally, the centrality computations of social network, metro network and sensor network are used to demonstrate the effectiveness of the proposed GFTC computation method using graph filter.","PeriodicalId":93442,"journal":{"name":"IEEE open journal of circuits and systems","volume":"5 ","pages":"69-80"},"PeriodicalIF":0.0,"publicationDate":"2024-04-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10500497","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140555836","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：