Pub Date : 2024-03-28DOI: 10.1109/TBCAS.2024.3401821
{"title":"TechRxiv: Share Your Preprint Research with the World!","authors":"","doi":"10.1109/TBCAS.2024.3401821","DOIUrl":"https://doi.org/10.1109/TBCAS.2024.3401821","url":null,"abstract":"","PeriodicalId":94031,"journal":{"name":"IEEE transactions on biomedical circuits and systems","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2024-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10540338","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"141164706","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-03-21DOI: 10.1109/TBCAS.2024.3380055
Shuenn-Yuh Lee;Zhan-Xian Liao;I-Ting Feng;Hao-Yun Lee;Chou-Ching Lin
This study proposes a charge-mode neural stimulator for electrical stimulation systems that utilizes a capacitor-reuse technique with a residual charge detector and achieves active charge balancing simultaneously. The design is mainly used for epilepsy suppression systems to achieve real-time symptom relief during seizures. A charge-mode stimulator is adopted in consideration of the complexity of circuit design, the high voltage tolerance of transistors, and system integration requirements in the future. The residual charge detector allows users to understand the current stimulus situation, enabling them to make optimal adjustments to the stimulation parameters. On the basis of the information on actual stimulation charge, active charge balancing can effectively prevent the accumulation of mismatched charges on electrode impedance. The capacitor- and phase-reuse techniques help realize high integration of the overall stimulator circuit in consideration of the commonality of the use of a capacitor and charging/discharging phase in the stimulation circuit and charge detector. The proposed charge-mode neural stimulator is implemented in a TSMC 0.18 µm 1P6M CMOS process with a core area of 0.2127 mm 2