Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6257022
H. Madan, M. Hollander, J. A. Robinson, S. Datta
Graphene as a material has created a lot of interest due to properties like high saturation velocity, high current carrying capacity, ambipolar characteristics and high transconductance. These properties make graphene based transistors a promising candidate for high frequency applications. Recently, there have been demonstration of RF mixers with graphene transistors. Traditional DC measurements are not sufficient when considering graphene transistors for high frequency circuit design, making it essential to study the transistor IV performance at operating frequencies >;GHz. In this work we outline an RF IV extraction technique and use physics based analytical model to evaluate the performance of graphene transistors with HfO2 high-κ dielectric.
{"title":"Extraction of near interface trap density in top gated graphene transistor using high frequency current voltage characteristics","authors":"H. Madan, M. Hollander, J. A. Robinson, S. Datta","doi":"10.1109/DRC.2012.6257022","DOIUrl":"https://doi.org/10.1109/DRC.2012.6257022","url":null,"abstract":"Graphene as a material has created a lot of interest due to properties like high saturation velocity, high current carrying capacity, ambipolar characteristics and high transconductance. These properties make graphene based transistors a promising candidate for high frequency applications. Recently, there have been demonstration of RF mixers with graphene transistors. Traditional DC measurements are not sufficient when considering graphene transistors for high frequency circuit design, making it essential to study the transistor IV performance at operating frequencies >;GHz. In this work we outline an RF IV extraction technique and use physics based analytical model to evaluate the performance of graphene transistors with HfO2 high-κ dielectric.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"23 1","pages":"181-182"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83935941","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256969
Y. Li, J. I. Ramírez, K. G. Sun, T. Jackson
We report here double-gate ZnO thin film transistor (TFT) circuits with operation at low voltage. TFTs with low voltage operation have been reported previously, but often use very thin (few nm thick) gate dielectric which may limit manufacturability. Oxide semiconductor-based TFTs have been extensively studied as competitive candidates for next-generation display technology and other large-area electronics. For many applications, operation at voltages compatible with low-voltage CMOS is important. Doublegate TFTs are of interest because they allow threshold voltage tuning, improved device performance, and circuit applications like mixers. We have previously reported bottom-gate ZnO TFTs and circuits fabricated on glass and flexible polymeric substrates using plasma enhanced atomic layer deposition (PEALD). Here we report double-gate ZnO TFTs and circuits fabricated on glass substrates using PEALD with a maximum process temperature of 200 °C. Compared to bottom-gate ZnO TFTs, doublegate ZnO TFTs have higher mobility, and reduced substhreshold slope. In these devices, the top gate can be used to vary the bottom-gate threshold voltage by more than 4 V. This allows the logic transition point for circuits to be adjusted as desired and allows logic operation at low voltage. 15 stage double-gate ZnO TFT ring oscillators operate well with VDD = 1.2 V, ID = 32 μA, and propagation delay of 2.1 μs/stage.
{"title":"Low-voltage ZnO double-gate thin film transistor circuits","authors":"Y. Li, J. I. Ramírez, K. G. Sun, T. Jackson","doi":"10.1109/DRC.2012.6256969","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256969","url":null,"abstract":"We report here double-gate ZnO thin film transistor (TFT) circuits with operation at low voltage. TFTs with low voltage operation have been reported previously, but often use very thin (few nm thick) gate dielectric which may limit manufacturability. Oxide semiconductor-based TFTs have been extensively studied as competitive candidates for next-generation display technology and other large-area electronics. For many applications, operation at voltages compatible with low-voltage CMOS is important. Doublegate TFTs are of interest because they allow threshold voltage tuning, improved device performance, and circuit applications like mixers. We have previously reported bottom-gate ZnO TFTs and circuits fabricated on glass and flexible polymeric substrates using plasma enhanced atomic layer deposition (PEALD). Here we report double-gate ZnO TFTs and circuits fabricated on glass substrates using PEALD with a maximum process temperature of 200 °C. Compared to bottom-gate ZnO TFTs, doublegate ZnO TFTs have higher mobility, and reduced substhreshold slope. In these devices, the top gate can be used to vary the bottom-gate threshold voltage by more than 4 V. This allows the logic transition point for circuits to be adjusted as desired and allows logic operation at low voltage. 15 stage double-gate ZnO TFT ring oscillators operate well with VDD = 1.2 V, ID = 32 μA, and propagation delay of 2.1 μs/stage.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"22 1","pages":"239-240"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83474867","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6257020
Supriyo Bandyopadhyay, J. Atulasimha
Excessive energy dissipation during switching of logic and memory bits is the primary impediment to continued downscaling of electronic devices predicted by Moore's law. Nanomagnetic logic and memory switches are innately more energy-efficient than electronic switches because of correlated switching of spins that does not happen when charges are “switched” by moving them into and out of a transistor's channel. Furthermore, magnets do not “leak” unlike transistors. This results in much lower energy dissipation in a nanomagnetic switch compared to an electronic switch. However, this advantage is usually squandered in nanomagnetic logic (NML) paradigms because of very inefficient magnet switching schemes that result in mammoth dissipation in the switching circuit.
{"title":"Hybrid straintronics and spintronics: An ultra energy-efficient paradigm for logic and memory","authors":"Supriyo Bandyopadhyay, J. Atulasimha","doi":"10.1109/DRC.2012.6257020","DOIUrl":"https://doi.org/10.1109/DRC.2012.6257020","url":null,"abstract":"Excessive energy dissipation during switching of logic and memory bits is the primary impediment to continued downscaling of electronic devices predicted by Moore's law. Nanomagnetic logic and memory switches are innately more energy-efficient than electronic switches because of correlated switching of spins that does not happen when charges are “switched” by moving them into and out of a transistor's channel. Furthermore, magnets do not “leak” unlike transistors. This results in much lower energy dissipation in a nanomagnetic switch compared to an electronic switch. However, this advantage is usually squandered in nanomagnetic logic (NML) paradigms because of very inefficient magnet switching schemes that result in mammoth dissipation in the switching circuit.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"29 1","pages":"35-36"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83635237","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256930
M. Naiini, C. Henkel, G. Malm, M. Ostling
Fully etched grating couplers are manufactured for double slot high-k waveguides. These couplers have a maximum efficiency of 22 %. This higher achieved efficiency despite the lack of a matching fluid compared to the case of single slots (18.5 % ) is due to the higher confinement of the optical power in the slot region for the double slot structures. Doubling the slot number reduces the effective refractive index from 2.7 to 2.2.
{"title":"Double slot high-k waveguide grating couplers for silicon photonics","authors":"M. Naiini, C. Henkel, G. Malm, M. Ostling","doi":"10.1109/DRC.2012.6256930","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256930","url":null,"abstract":"Fully etched grating couplers are manufactured for double slot high-k waveguides. These couplers have a maximum efficiency of 22 %. This higher achieved efficiency despite the lack of a matching fluid compared to the case of single slots (18.5 % ) is due to the higher confinement of the optical power in the slot region for the double slot structures. Doubling the slot number reduces the effective refractive index from 2.7 to 2.2.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"16 1","pages":"69-70"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75024143","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6257042
W. Hwang, M. Remškar, R. Yan, V. Protasenko, K. Tahy, S. Chae, H. Xing, A. Seabaugh, D. Jena
Two-dimensional (2D) WS2 transistors were fabricated and characterized for the first time from chemically-synthesized material. Raman measurements confirm the 2D crystal nature of the material, and the presence of a bandgap leads to high on/off current ratios and current saturation in the transistors at room temperature. In addition, the observed photoresponse of the 2D layered semiconductor can enable optical device applications.
{"title":"First demonstration of two-dimensional WS2 transistors exhibiting 105 room temperature modulation and ambipolar behavior","authors":"W. Hwang, M. Remškar, R. Yan, V. Protasenko, K. Tahy, S. Chae, H. Xing, A. Seabaugh, D. Jena","doi":"10.1109/DRC.2012.6257042","DOIUrl":"https://doi.org/10.1109/DRC.2012.6257042","url":null,"abstract":"Two-dimensional (2D) WS2 transistors were fabricated and characterized for the first time from chemically-synthesized material. Raman measurements confirm the 2D crystal nature of the material, and the presence of a bandgap leads to high on/off current ratios and current saturation in the transistors at room temperature. In addition, the observed photoresponse of the 2D layered semiconductor can enable optical device applications.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"13 1","pages":"187-188"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78833930","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256949
L. Mei, Z. Fang, Feng Li, S. Datta, Q. Zhang
Magnetoelectric effect is a material phenomenon featuring the interchange between magnetic and electric energies or signals. Ultra sensitive magnetic sensor operating at room temperature can be realized by the magnetoelectric coupling, this sensor has the potential to be used for bio signal detection like biomagnetic liver susceptometry (BLS) because of its high sensitivity and high saturation field.
{"title":"Ultra-sensitive magnetoelectric sensor with high saturation field","authors":"L. Mei, Z. Fang, Feng Li, S. Datta, Q. Zhang","doi":"10.1109/DRC.2012.6256949","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256949","url":null,"abstract":"Magnetoelectric effect is a material phenomenon featuring the interchange between magnetic and electric energies or signals. Ultra sensitive magnetic sensor operating at room temperature can be realized by the magnetoelectric coupling, this sensor has the potential to be used for bio signal detection like biomagnetic liver susceptometry (BLS) because of its high sensitivity and high saturation field.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"9 1","pages":"47-48"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75595583","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256985
T. Anderson, K. Hobart, M. Tadjer, T. Feygelson, E. Imhoff, D. Meyer, D. Katzer, J. Hite, F. Kub, B. Pate, S. Binari, C. Eddy
As a wide-bandgap semiconductor, gallium nitride (GaN) is an attractive material for next-generation power devices. To date, the capabilities of GaN-based high electron mobility transistors (HEMTs) have been limited by self-heating effects (drain current decreases due to phonon scattering-induced carrier velocity reductions at high drain fields). Despite awareness of this, attempts to mitigate thermal impairment have been limited due to the difficulties involved with placing high thermal conductivity materials close to heat sources in the device. Heat spreading schemes have involved growth of AIGaN/GaN on single crystal or CVD diamond, or capping of fullyprocessed HEMTs using nanocrystalline diamond (NCD). All approaches have suffered from reduced HEMT performance or limited substrate size. Recently, a "gate after diamond" approach has been successfully demonstrated to improve the thermal budget of the process by depositing NCD before the thermally sensitive Schottky gate and also to enable large-area diamond implementation.
{"title":"Improved GaN-based HEMT performance by nanocrystalline diamond capping","authors":"T. Anderson, K. Hobart, M. Tadjer, T. Feygelson, E. Imhoff, D. Meyer, D. Katzer, J. Hite, F. Kub, B. Pate, S. Binari, C. Eddy","doi":"10.1109/DRC.2012.6256985","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256985","url":null,"abstract":"As a wide-bandgap semiconductor, gallium nitride (GaN) is an attractive material for next-generation power devices. To date, the capabilities of GaN-based high electron mobility transistors (HEMTs) have been limited by self-heating effects (drain current decreases due to phonon scattering-induced carrier velocity reductions at high drain fields). Despite awareness of this, attempts to mitigate thermal impairment have been limited due to the difficulties involved with placing high thermal conductivity materials close to heat sources in the device. Heat spreading schemes have involved growth of AIGaN/GaN on single crystal or CVD diamond, or capping of fullyprocessed HEMTs using nanocrystalline diamond (NCD). All approaches have suffered from reduced HEMT performance or limited substrate size. Recently, a \"gate after diamond\" approach has been successfully demonstrated to improve the thermal budget of the process by depositing NCD before the thermally sensitive Schottky gate and also to enable large-area diamond implementation.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"43 1","pages":"155-156"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76230559","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256994
J. Siddiqui, J. Phillips, K. Leedy, B. Bayraktaroglu
ZnO thin film electronics have received much attention due to the relatively high electron mobility of ZnO thin films in comparison to amorphous silicon (a-Si) and organic thin films. There is significant interest in using ZnO thin film transistors (TFTs), or similar oxides such as InGaZnO and zinc tin oxide, to replace a-Si TFTs in large area display technologies such as active matrix liquid crystal display (AMLCD) devices and active matrix organic light-emitting diode (AMOLED) displays where transparency in the visible range and high carrier mobilities are significant advantages. In addition, the integration of high dielectric constant (high-k) dielectrics in ZnO TFTs has demonstrated performance advantages including reduced operating voltage, increased Ion/Ioff ratios, and larger transconductance. HfO2 has emerged as a high-k dielectric of choice for both silicon microelectronics and thin film electronics due to the high dielectric constant (εr ~ 25ε0), low leakage current, and low synthesis temperature.
{"title":"Illumination instability analysis of ZnO thin film transistors with HfO2 gate dielectrics","authors":"J. Siddiqui, J. Phillips, K. Leedy, B. Bayraktaroglu","doi":"10.1109/DRC.2012.6256994","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256994","url":null,"abstract":"ZnO thin film electronics have received much attention due to the relatively high electron mobility of ZnO thin films in comparison to amorphous silicon (a-Si) and organic thin films. There is significant interest in using ZnO thin film transistors (TFTs), or similar oxides such as InGaZnO and zinc tin oxide, to replace a-Si TFTs in large area display technologies such as active matrix liquid crystal display (AMLCD) devices and active matrix organic light-emitting diode (AMOLED) displays where transparency in the visible range and high carrier mobilities are significant advantages. In addition, the integration of high dielectric constant (high-k) dielectrics in ZnO TFTs has demonstrated performance advantages including reduced operating voltage, increased Ion/Ioff ratios, and larger transconductance. HfO2 has emerged as a high-k dielectric of choice for both silicon microelectronics and thin film electronics due to the high dielectric constant (εr ~ 25ε0), low leakage current, and low synthesis temperature.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"14 1","pages":"51-52"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78463946","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256954
Nitin K. Rajan, X. Duan, A. Vacic, D. Routenberg, Mark A. Reed
Over the past decade, silicon nanowire/nanoribbon field-effect transistors (NWFETs) have demonstrated phenomenal sensitivity to the detection of biomolecular species, with limits of detection (LOD) down to femtomolar concentrations [1].However, a fundamental understanding of these limits has been lacking until now. Several well known factors limit the LOD; among them, ionic concentration, efficiency of the biomolecule-specific surface functionalization, binding constants, and the delivery of the analyte to the sensor surface. However, the signal-to-noise ratio (SNR) of these bioFET sensors, and the device parameters that determine the LOD, are not well understood. For example, it has been commonly claimed [2] that NWFET sensitivity is maximized in the subthreshold operating regime of the device. We show here, contrary to this claim, that the SNR is maximized at maximum transconductance due to the effects of 1/f noise. These devices currently have a LOD of 4 electronic charges in ambient conditions..
{"title":"Limits of detection for silicon nanowire BioFETs","authors":"Nitin K. Rajan, X. Duan, A. Vacic, D. Routenberg, Mark A. Reed","doi":"10.1109/DRC.2012.6256954","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256954","url":null,"abstract":"Over the past decade, silicon nanowire/nanoribbon field-effect transistors (NWFETs) have demonstrated phenomenal sensitivity to the detection of biomolecular species, with limits of detection (LOD) down to femtomolar concentrations [1].However, a fundamental understanding of these limits has been lacking until now. Several well known factors limit the LOD; among them, ionic concentration, efficiency of the biomolecule-specific surface functionalization, binding constants, and the delivery of the analyte to the sensor surface. However, the signal-to-noise ratio (SNR) of these bioFET sensors, and the device parameters that determine the LOD, are not well understood. For example, it has been commonly claimed [2] that NWFET sensitivity is maximized in the subthreshold operating regime of the device. We show here, contrary to this claim, that the SNR is maximized at maximum transconductance due to the effects of 1/f noise. These devices currently have a LOD of 4 electronic charges in ambient conditions..","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"11 1","pages":"91-92"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74074622","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2012-06-18DOI: 10.1109/DRC.2012.6256975
R. Grassi, T. Low, A. Gnudi, G. Baccarani
We discuss the phenomenon of negative output differential resistance of short-channel graphene FETs at room temperature, whose physical origin arises from a transport-mode bottleneck induced by the contact-doped graphene. We outline a simple semianalytical model, based on semiclassical ballistic transport, which captures this effect and qualitatively reproduces results from the non-equilibrium Green's function approach (NEGF). We find that this effect is robust against phonon scattering.
{"title":"Negative differential resistance in short-channel graphene FETs: Semianalytical model and simulations","authors":"R. Grassi, T. Low, A. Gnudi, G. Baccarani","doi":"10.1109/DRC.2012.6256975","DOIUrl":"https://doi.org/10.1109/DRC.2012.6256975","url":null,"abstract":"We discuss the phenomenon of negative output differential resistance of short-channel graphene FETs at room temperature, whose physical origin arises from a transport-mode bottleneck induced by the contact-doped graphene. We outline a simple semianalytical model, based on semiclassical ballistic transport, which captures this effect and qualitatively reproduces results from the non-equilibrium Green's function approach (NEGF). We find that this effect is robust against phonon scattering.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"14 1","pages":"107-108"},"PeriodicalIF":0.0,"publicationDate":"2012-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77961281","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：