首页 > 最新文献

2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference最新文献

英文 中文
Horizontal systems: Leading technology for next generation HDI production 水平系统:下一代HDI生产的领先技术
S. Kenny, T. Magaya
The developments in high density interconnect, HDI technology are characterized by the following: - Ever higher packaging density. - Reduction in line and space. - New dielectrics to meet high frequency demands. - Employment of thinner substrates. - Environmental and legislative impact. - Requirement for high overall process yields. - Demand for continuous reduction in process costs.
高密度互连,HDI技术的发展具有以下特点:-更高的封装密度。-减少行和空间。-新型电介质,满足高频需求。-采用更薄的基材。-环境和立法影响。-对高整体工艺良率的要求。-持续降低工艺成本的需求。
{"title":"Horizontal systems: Leading technology for next generation HDI production","authors":"S. Kenny, T. Magaya","doi":"10.1109/IMPACT.2009.5382265","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382265","url":null,"abstract":"The developments in high density interconnect, HDI technology are characterized by the following: - Ever higher packaging density. - Reduction in line and space. - New dielectrics to meet high frequency demands. - Employment of thinner substrates. - Environmental and legislative impact. - Requirement for high overall process yields. - Demand for continuous reduction in process costs.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"60 1","pages":"633-636"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82951814","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Investigation of parasitic electromagnetic radiation in multilayer packages and MCMs 多层封装和mcm中寄生电磁辐射的研究
R. Arnaudov, Slavi R. Baev, B. Avdjiiski
Electromagnetic radiation from parallel-plate planes of power-return and ground pairs are investigated. Such structures are widely used in microwave multilayer packages, MCMs and could be the source of considerable electromagnetic interference (EMI) or simultaneously switching noise (SSI). Effective methods should be applied for damping and elimination of the radiated fields, especially in small areas and volumes. The developed three-layered LTCC microwave package possesses two separate grounding planes on different layer levels, connected through multiple vias. The estimation of the electromagnetic field distribution — near field, and radiation pattern — far field, are conducted by full-wave analysis. The article also discusses the influence of the layout, vias grid and material properties on the performance of the exemplary structure in the frequency band of interest - 10 to 30 GHz.
研究了回电对和地对平行板平面的电磁辐射。这种结构广泛应用于微波多层封装,mcm,并且可能是相当大的电磁干扰(EMI)或同时开关噪声(SSI)的来源。应采用有效的方法来阻尼和消除辐射场,特别是在小面积和小体积的情况下。所开发的三层LTCC微波封装在不同的层上具有两个独立的接地面,通过多个过孔连接。利用全波分析方法对近场电磁场分布和远场辐射方向图进行估计。本文还讨论了布局、过孔网格和材料性能对示例结构在10 ~ 30ghz频段性能的影响。
{"title":"Investigation of parasitic electromagnetic radiation in multilayer packages and MCMs","authors":"R. Arnaudov, Slavi R. Baev, B. Avdjiiski","doi":"10.1109/IMPACT.2009.5382118","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382118","url":null,"abstract":"Electromagnetic radiation from parallel-plate planes of power-return and ground pairs are investigated. Such structures are widely used in microwave multilayer packages, MCMs and could be the source of considerable electromagnetic interference (EMI) or simultaneously switching noise (SSI). Effective methods should be applied for damping and elimination of the radiated fields, especially in small areas and volumes. The developed three-layered LTCC microwave package possesses two separate grounding planes on different layer levels, connected through multiple vias. The estimation of the electromagnetic field distribution — near field, and radiation pattern — far field, are conducted by full-wave analysis. The article also discusses the influence of the layout, vias grid and material properties on the performance of the exemplary structure in the frequency band of interest - 10 to 30 GHz.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"75 1","pages":"286-291"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"91097053","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Effect of UBM and BCB layers on the thermo-mechanical reliability of wafer level chip scale package (WLCSP) UBM和BCB层对晶圆级芯片级封装(WLCSP)热机械可靠性的影响
Y. S. Chan, S. Lee, F. Song, C. C. Lo, T. Jiang
Cracking of the silicon chip of a wafer level chip scale package (WLCSP) is encountered during a thermal cycle test (TCT). This paper attempts to examine the failure mechanism. Both numerical and experimental efforts were devoted to investigate the problem. A series of finite element models with different combinations of material properties and geometric configurations were developed. The results showed that both the under bump metallization (UBM) and the dielectric layer Benzocyclobuten (BCB) contributed significantly to the stress level induced inside the silicon chip. In addition, solder ball pull tests were performed. The silicon cratering failure mode was reproduced which confirmed the failure mechanism as proposed by the finite element analysis. The effects of all relevant constituent materials on the chip are discussed in detail. Suggestions for the product design improvement are provided at the end of the paper.
在热循环测试(TCT)中,晶圆级芯片规模封装(WLCSP)的硅片会出现裂纹。本文试图探讨其失效机理。对这一问题进行了数值和实验研究。建立了一系列具有不同材料性能和几何构型组合的有限元模型。结果表明,碰撞下金属化(UBM)和介质层苯并环丁烯(BCB)对硅片内部的应力水平有显著影响。此外,还进行了锡球拉拔试验。再现了硅弹坑的破坏模式,证实了有限元分析提出的破坏机理。详细讨论了所有相关组成材料对芯片的影响。最后对产品设计提出了改进建议。
{"title":"Effect of UBM and BCB layers on the thermo-mechanical reliability of wafer level chip scale package (WLCSP)","authors":"Y. S. Chan, S. Lee, F. Song, C. C. Lo, T. Jiang","doi":"10.1109/IMPACT.2009.5382204","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382204","url":null,"abstract":"Cracking of the silicon chip of a wafer level chip scale package (WLCSP) is encountered during a thermal cycle test (TCT). This paper attempts to examine the failure mechanism. Both numerical and experimental efforts were devoted to investigate the problem. A series of finite element models with different combinations of material properties and geometric configurations were developed. The results showed that both the under bump metallization (UBM) and the dielectric layer Benzocyclobuten (BCB) contributed significantly to the stress level induced inside the silicon chip. In addition, solder ball pull tests were performed. The silicon cratering failure mode was reproduced which confirmed the failure mechanism as proposed by the finite element analysis. The effects of all relevant constituent materials on the chip are discussed in detail. Suggestions for the product design improvement are provided at the end of the paper.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"18 1","pages":"407-410"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79133442","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Electrochemical corrosion behavior of Pb-free solders for die attachment 无铅焊料的电化学腐蚀行为
C. Tsai, Jenn-Ming Song, Yen‐Pei Fu
This study aimed to investigate the electrochemical corrosion behavior of the potential Pb-free solders, Bi-11wt%Ag and Zn-40wt%Sn, in 3.5% NaCl solution using the potentiodynamic polarization method with the scanning range from -2000mV to +2000mV. Pb-5wt%Sn alloy was also examined for comparison. Experimental results show that the corrosion potential (Ecorr) decreased in the decreasing order was Bi-11Ag, Pb-5Sn, and Zn-40Sn. Zn-40Sn exhibited the highest current density (Icorr), and that for Pb-5Sn was the lowest. The Pb-5Sn samples had a much extended passive region compared to Bi-11Ag, while the Zn-40Sn samples showed no passive behavior within the scanning range. According to the XPS and XRD data, the corrosion products were main PbCl2 and PbO for Pb-5Sn, BiOCl, AgCl2, and Bi2O3 for Bi-11Ag. Zn rich phases (ZnO and ZnCl2) were found on the polarized surface of Zn-40Sn, and tin oxides were detected at the subsurface.
采用动电位极化法,在-2000mV ~ +2000mV扫描范围内,研究了Bi-11wt%Ag和Zn-40wt%Sn两种潜在无铅焊料在3.5% NaCl溶液中的电化学腐蚀行为。Pb-5wt%Sn合金也进行了比较。实验结果表明,腐蚀电位Ecorr降低的顺序为Bi-11Ag、Pb-5Sn、Zn-40Sn。Zn-40Sn的电流密度(Icorr)最高,Pb-5Sn的电流密度最低。与Bi-11Ag相比,Pb-5Sn样品的钝化区明显扩大,而Zn-40Sn样品在扫描范围内无钝化行为。XPS和XRD分析表明,Pb-5Sn的腐蚀产物主要为PbCl2和PbO, Bi-11Ag的腐蚀产物主要为BiOCl、AgCl2和Bi2O3。在Zn- 40sn的极化表面发现了富锌相(ZnO和ZnCl2),并在次表面检测到锡氧化物。
{"title":"Electrochemical corrosion behavior of Pb-free solders for die attachment","authors":"C. Tsai, Jenn-Ming Song, Yen‐Pei Fu","doi":"10.1109/IMPACT.2009.5382213","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382213","url":null,"abstract":"This study aimed to investigate the electrochemical corrosion behavior of the potential Pb-free solders, Bi-11wt%Ag and Zn-40wt%Sn, in 3.5% NaCl solution using the potentiodynamic polarization method with the scanning range from -2000mV to +2000mV. Pb-5wt%Sn alloy was also examined for comparison. Experimental results show that the corrosion potential (Ecorr) decreased in the decreasing order was Bi-11Ag, Pb-5Sn, and Zn-40Sn. Zn-40Sn exhibited the highest current density (Icorr), and that for Pb-5Sn was the lowest. The Pb-5Sn samples had a much extended passive region compared to Bi-11Ag, while the Zn-40Sn samples showed no passive behavior within the scanning range. According to the XPS and XRD data, the corrosion products were main PbCl2 and PbO for Pb-5Sn, BiOCl, AgCl2, and Bi2O3 for Bi-11Ag. Zn rich phases (ZnO and ZnCl2) were found on the polarized surface of Zn-40Sn, and tin oxides were detected at the subsurface.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"41 1","pages":"448-451"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77748910","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A comparison study of high-frequency performance between ball bonding and ribbon bonding 球键合与带状键合高频性能的比较研究
Chien-Cheng Wei, Chin-Ta Fan, Ta-Hsiang Chiang, Ming-Kuen Chiu, S. Ru
This paper presents a comprehensive comparison of high-frequency performance between ball bonding and ribbon bonding. In many microwave applications above 10-GHz, ribbon bonding is usually used because of its high frequency and high power characteristics. In general, ribbon bonding with rectangle-shaped wire will provide lower impedance and inductance at higher frequency than round wire, which also achieve the advantages of stable, less deformation, and low loop height. However these results were not made under a fair comparison between ribbon wire and round wire. In this paper, two objective comparisons for ribbon and round wires have been accomplished under the same conditions on their wire cross-section area and surface area. Therefore, three types of bonding wires, 0.5 × 2 mils ribbon bonding, 2 mils round wire ball/wedge bonding, and 0.8 mils round wire ball bonding were measured up to 20-GHz individually, to analyze their high-frequency characteristics on self-inductance, self-resonant frequency (fSR), and insertion loss (IL) with the same cross-section area and surface area conditions. Based on the measurement results, round wire has lower inductance and IL, and higher fSR compared to ribbon wire when they have the same wire cross-section area. As for the same wire surface area, these three parameters were almost identical for both ribbon and round wires due to the skin effect. It clearly demonstrates that the surface area of conductor determines the current carrying ability instead of the cross section area, and dominates the high-frequency performance of a bonding wire. These experimental results have been systematically compared for verification.
本文对球键合和带状键合的高频性能进行了全面比较。在10ghz以上的许多微波应用中,由于其高频和高功率特性,通常使用带状键合。一般情况下,矩形导线的带状键合在较高频率下比圆形导线提供更低的阻抗和电感,同时也实现了稳定、变形小、回路高度低的优点。然而,这些结果并不是在带状线和圆线的公平比较下得出的。在相同的条件下,对带状线和圆形线的截面积和比表面积进行了客观的比较。因此,在20 ghz范围内分别测量了0.5 × 2 mil带状键合、2 mil圆丝球/楔键合和0.8 mil圆丝球键合三种类型的键合线,分析了它们在相同截面面积和表面积条件下的自感、自谐振频率(fSR)和插入损耗(IL)等高频特性。根据测量结果,在相同的导线截面面积下,圆线的电感和IL比带状线低,fSR比带状线高。对于相同的导线表面积,由于趋肤效应,这三个参数对于带状和圆形导线几乎相同。由此可见,决定载流能力的是导体的表面积,而不是截面面积,并在键合线的高频性能中占主导地位。对这些实验结果进行了系统的比较验证。
{"title":"A comparison study of high-frequency performance between ball bonding and ribbon bonding","authors":"Chien-Cheng Wei, Chin-Ta Fan, Ta-Hsiang Chiang, Ming-Kuen Chiu, S. Ru","doi":"10.1109/IMPACT.2009.5382280","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382280","url":null,"abstract":"This paper presents a comprehensive comparison of high-frequency performance between ball bonding and ribbon bonding. In many microwave applications above 10-GHz, ribbon bonding is usually used because of its high frequency and high power characteristics. In general, ribbon bonding with rectangle-shaped wire will provide lower impedance and inductance at higher frequency than round wire, which also achieve the advantages of stable, less deformation, and low loop height. However these results were not made under a fair comparison between ribbon wire and round wire. In this paper, two objective comparisons for ribbon and round wires have been accomplished under the same conditions on their wire cross-section area and surface area. Therefore, three types of bonding wires, 0.5 × 2 mils ribbon bonding, 2 mils round wire ball/wedge bonding, and 0.8 mils round wire ball bonding were measured up to 20-GHz individually, to analyze their high-frequency characteristics on self-inductance, self-resonant frequency (fSR), and insertion loss (IL) with the same cross-section area and surface area conditions. Based on the measurement results, round wire has lower inductance and IL, and higher fSR compared to ribbon wire when they have the same wire cross-section area. As for the same wire surface area, these three parameters were almost identical for both ribbon and round wires due to the skin effect. It clearly demonstrates that the surface area of conductor determines the current carrying ability instead of the cross section area, and dominates the high-frequency performance of a bonding wire. These experimental results have been systematically compared for verification.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"27 1","pages":"685-688"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77834531","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
Response prediction and verification for PCB with package due to thermal and random vibration coupling effects 热和随机振动耦合效应下带封装PCB的响应预测与验证
Bor-Tsuen Wang, Fu-Xiang Hsu, Xiu-Wei Liang, Chen-Hsiung Hung, Y. Lai, Chang-Lin Yeh, Ying-Chih Lee
The printed circuit board (PCB) subject to vibration and thermal couple loading is of great interest. This work presents both theoretical analysis and experimental verification for the PCB in heating condition subject to random vibration. The designed heating pad is used as the heating source attached to the package on PCB by providing constant temperature inputs. The calibrated finite element model of PCB in fixture condition is employed to perform thermal analysis for the PCB subjected to the fixed high temperature at the package surface. The thermal response of the PCB can be determined, and thus the spectrum response analysis of the PCB including the thermal effect for random excitation according to JEDEC specification is carried out. The temperature distribution over the PCB in heating condition is monitored by the digital infrared thermography and compared with that of finite element analysis (FEA). The acceleration spectral responses on the PCB during random vibration test with thermal effect are also recorded. Results show that the predicted temperature distribution for the heated PCB and acceleration response due to thermal and random vibration compound loadings agree reasonably between the FEA and experiments. The stress fields on the PCB subject to the thermal input and random vibration excitation can then be obtained and evaluated for its possible fatigue failures due to the compound loading effects. This work presents the analytical solutions via the commercial FE code for the PCB subject to compound loadings for thermal input and random vibration excitation. The predicted results are well validated by comparing with experiments. The developed methodology will be beneficial for further study of PCB and its package reliability in considering both thermal and vibration inputs simultaneously.
受振动和热偶载荷影响的印刷电路板(PCB)是人们非常感兴趣的问题。本文对随机振动下加热条件下的PCB进行了理论分析和实验验证。所设计的加热垫通过提供恒温输入,作为附着在PCB上的加热源。采用校正后的PCB夹具有限元模型,对封装表面固定高温下的PCB进行热分析。可以确定PCB板的热响应,从而根据JEDEC规范对包含随机激励热效应的PCB板进行频谱响应分析。采用数字红外热像仪监测了PCB板在加热状态下的温度分布,并与有限元分析结果进行了比较。记录了热效应下PCB板随机振动时的加速度谱响应。结果表明,热载荷和随机振动复合载荷下PCB板的温度分布和加速度响应的预测结果与实验结果吻合较好。然后可以得到受热输入和随机振动激励的PCB上的应力场,并评估其由于复合载荷效应而可能产生的疲劳失效。本文通过商业有限元代码给出了PCB在热输入和随机振动激励复合载荷作用下的解析解。通过与实验的比较,预测结果得到了很好的验证。该方法将有助于进一步研究PCB及其封装的可靠性,同时考虑热输入和振动输入。
{"title":"Response prediction and verification for PCB with package due to thermal and random vibration coupling effects","authors":"Bor-Tsuen Wang, Fu-Xiang Hsu, Xiu-Wei Liang, Chen-Hsiung Hung, Y. Lai, Chang-Lin Yeh, Ying-Chih Lee","doi":"10.1109/IMPACT.2009.5382202","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382202","url":null,"abstract":"The printed circuit board (PCB) subject to vibration and thermal couple loading is of great interest. This work presents both theoretical analysis and experimental verification for the PCB in heating condition subject to random vibration. The designed heating pad is used as the heating source attached to the package on PCB by providing constant temperature inputs. The calibrated finite element model of PCB in fixture condition is employed to perform thermal analysis for the PCB subjected to the fixed high temperature at the package surface. The thermal response of the PCB can be determined, and thus the spectrum response analysis of the PCB including the thermal effect for random excitation according to JEDEC specification is carried out. The temperature distribution over the PCB in heating condition is monitored by the digital infrared thermography and compared with that of finite element analysis (FEA). The acceleration spectral responses on the PCB during random vibration test with thermal effect are also recorded. Results show that the predicted temperature distribution for the heated PCB and acceleration response due to thermal and random vibration compound loadings agree reasonably between the FEA and experiments. The stress fields on the PCB subject to the thermal input and random vibration excitation can then be obtained and evaluated for its possible fatigue failures due to the compound loading effects. This work presents the analytical solutions via the commercial FE code for the PCB subject to compound loadings for thermal input and random vibration excitation. The predicted results are well validated by comparing with experiments. The developed methodology will be beneficial for further study of PCB and its package reliability in considering both thermal and vibration inputs simultaneously.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"1 1","pages":"401-404"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89454934","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Thermal-structural coupled analysis in heating cycle of semiconductor 半导体加热循环中的热-结构耦合分析
Yongtao Chang
A model for RF heated hot wall furnace and a temperature sensor in rapid thermal process is simulated. The mode includes electric induction current, thermal and strain-stress analysis. The model considers a heating cycle and shows temperature variation in wafer, which has reached a stable temperature and then cooled down. And the thermal sensor is compared for inspection the temperature of wafer. Results show the same tendency of temperature variation for the sensor and the wafer, and the sensor radiation has no stable value that should be improved further.
建立了射频加热热壁炉和温度传感器的快速热过程仿真模型。该模型包括感应电流、热和应变应力分析。该模型考虑一个加热循环,并显示晶圆片的温度变化,晶圆片达到一个稳定的温度,然后冷却下来。并对热传感器进行了比较,用于硅片温度的检测。结果表明,传感器和硅片的温度变化趋势相同,传感器辐射没有稳定值,需要进一步改进。
{"title":"Thermal-structural coupled analysis in heating cycle of semiconductor","authors":"Yongtao Chang","doi":"10.1109/IMPACT.2009.5382297","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382297","url":null,"abstract":"A model for RF heated hot wall furnace and a temperature sensor in rapid thermal process is simulated. The mode includes electric induction current, thermal and strain-stress analysis. The model considers a heating cycle and shows temperature variation in wafer, which has reached a stable temperature and then cooled down. And the thermal sensor is compared for inspection the temperature of wafer. Results show the same tendency of temperature variation for the sensor and the wafer, and the sensor radiation has no stable value that should be improved further.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"394 1","pages":"15-17"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76681469","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
High reliable medium profile copper foil for automobile PCB and IC 高可靠的中轮廓铜箔,用于汽车PCB和集成电路
S.C. Lin, C. Tai, K.C. Chen
The Nan Ya MP (Medium Profile) foil is designed to satisfy the market between high roughness HTE foils and low peeling VLP foils. This foil possesses optimum mechanical, physical and chemical properties, which is especially suitable for high reliability application. By the aid of well designed formula, the MP foil breaks the contradiction between low surface roughness and high peel strength. The peel strength of the MP foil is almost the same or even higher than HTE foil, and the surface roughness is lower than HTE foils. In order to achieve the low surface roughness and high peel strength of MP foils, the mountain-type nodule of raw foils are designed to be much lower and shorter, but the number is increased. By special nodule treatment technique, the high density nodules particles are deposited on the surface of MP foil. That is why the MP foils have low surface roughness and high peel strength. Owing to the optimum combination of raw foil and nodule treatment, the MP foils show excellent etching performance. Moreover, even after 250°C X 1hr oven condition, the MP foils almost maintain high tensile strength and elongation, thus the MP foils are much more reliable in high temperature lamination or in other high temperature application field (ie automobile PCB).
南亚MP(中轮廓)箔是为满足高粗糙度HTE箔和低剥离VLP箔之间的市场而设计的。该箔具有最佳的机械、物理和化学性能,特别适用于高可靠性应用。通过精心设计的配方,打破了低表面粗糙度和高剥离强度的矛盾。MP箔的剥离强度与HTE箔几乎相同甚至更高,表面粗糙度低于HTE箔。为了获得MP箔的低表面粗糙度和高剥离强度,原箔的山型结核设计得更低、更短,但数量有所增加。通过特殊的结核处理技术,在MP箔表面沉积高密度的结核颗粒。这就是MP箔具有低表面粗糙度和高剥离强度的原因。由于将原箔与结核处理相结合,使MP箔具有良好的蚀刻性能。此外,即使在250°C X 1hr的烘箱条件下,MP箔几乎保持较高的抗拉强度和伸长率,因此MP箔在高温层压或其他高温应用领域(如汽车PCB)中更加可靠。
{"title":"High reliable medium profile copper foil for automobile PCB and IC","authors":"S.C. Lin, C. Tai, K.C. Chen","doi":"10.1109/IMPACT.2009.5382126","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382126","url":null,"abstract":"The Nan Ya MP (Medium Profile) foil is designed to satisfy the market between high roughness HTE foils and low peeling VLP foils. This foil possesses optimum mechanical, physical and chemical properties, which is especially suitable for high reliability application. By the aid of well designed formula, the MP foil breaks the contradiction between low surface roughness and high peel strength. The peel strength of the MP foil is almost the same or even higher than HTE foil, and the surface roughness is lower than HTE foils. In order to achieve the low surface roughness and high peel strength of MP foils, the mountain-type nodule of raw foils are designed to be much lower and shorter, but the number is increased. By special nodule treatment technique, the high density nodules particles are deposited on the surface of MP foil. That is why the MP foils have low surface roughness and high peel strength. Owing to the optimum combination of raw foil and nodule treatment, the MP foils show excellent etching performance. Moreover, even after 250°C X 1hr oven condition, the MP foils almost maintain high tensile strength and elongation, thus the MP foils are much more reliable in high temperature lamination or in other high temperature application field (ie automobile PCB).","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"30 1","pages":"258-260"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76820968","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Optimum design of contact springs used in registered jack connectors 定位千斤顶连接器中接触弹簧的优化设计
Kun-Nan Chen, Chia-Lin Wu, Hsien-Chie Cheng
Two basis designs of contact springs used in RJ-45 connectors with different layouts and beam thickness were sequentially examined and optimized. The first design failed to attain a feasible solution mainly due to insufficient beam thickness. The second one is simpler in layout and in pin geometry but with thicker pins. Optimum design for Type A and Type B pins based on the second was achieved efficiently using the RSM with the power-transformed response data of computed plastic strain and contact force. Both optimized models of Type A and Type B pins enjoy a reduced strain level and an elevated contact force level above a specified value of 12.5 gf.
对两种不同布局和梁厚的RJ-45连接器接触弹簧的基本设计进行了依次检验和优化。第一次设计未能得到可行的解决方案,主要是由于梁的厚度不够。第二种在布局和引脚几何上更简单,但引脚更厚。利用计算得到的塑性应变和接触力的幂变换响应数据,利用RSM有效地实现了基于第二种方法的A型和B型销的优化设计。A型和B型引脚的优化模型均具有较低的应变水平和较高的接触力水平,高于规定值12.5 gf。
{"title":"Optimum design of contact springs used in registered jack connectors","authors":"Kun-Nan Chen, Chia-Lin Wu, Hsien-Chie Cheng","doi":"10.1109/IMPACT.2009.5382236","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382236","url":null,"abstract":"Two basis designs of contact springs used in RJ-45 connectors with different layouts and beam thickness were sequentially examined and optimized. The first design failed to attain a feasible solution mainly due to insufficient beam thickness. The second one is simpler in layout and in pin geometry but with thicker pins. Optimum design for Type A and Type B pins based on the second was achieved efficiently using the RSM with the power-transformed response data of computed plastic strain and contact force. Both optimized models of Type A and Type B pins enjoy a reduced strain level and an elevated contact force level above a specified value of 12.5 gf.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"45 10","pages":"529-532"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"72620682","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Fine pitch BGA solder joint split in SMT process 小间距BGA焊点在SMT工艺中断裂
Chun-Chi Chiu, Yun-Tsung Li, Hsun-Fa Li, Chuei-Tang Wang
Fine pitch(≦0.5mm) BGAs were assembled on many kinds of products for many years, such as Smart Handheld Device, Mobile Phone, Network Device, Notebook main board, etc. Normally the BGA defects are solder joint bridge, solder joint open, and BGA solder joint crack during assembly process. Regarding the solder joint crack, most of cases are caused by external force, such as assembly operation, board testing operation, or unmatched mechanical parts assembly. In our case, we found the BGA solder joint crack is not the same root cause as mentioned above. When we got the two defect PDA (Personal Digital Assistant) devices, we did the FA (Failure Analysis) as usual. The first step, we did the functional test and X-ray analysis again to find the failure symptom. The device could work normally again in functional test by pressing the top of CPU (BGA package). We also performed CSA (Cross Section Analysis) and dye and pry test to realize the defect is BGA solder joint crack. Regarding the result, we suspected that the crack might not be caused by external force due to the crack did not locate at the corner or outer row of BGA. But we still can't identify which process or operation to cause the defect. At the same time, we had sorted more same defect boards from our stock. We determined this is not the single case. So, we had three directions to analyze. For material, we had performed push test, CSA and EDS (Energy Dispersive Spectrometer) to verify the solder ball due to the solder crack was at BGA package side. For process, we had conducted two experiments to find out the suspected station and operation. From our experiment result, we had two conclusions. One is the defect could not be eliminated by changing the reflow parameters or the type of reflow oven, the other is the defect occurred in 2nd side SMT process. So, to change the process sequence would be the short-term solution to prevent the defect happen again before we find out the root cause. We also found the defects located at some specific points from our experiment result. Then we focused on the relationship between crack locations and PCB design and found that every crack solder joint has buried via beneath it. It means the buried via is the major cause of solder joint crack during SMT process. So, we had analyzed the structure and filling material of buried via of HDI (High Density Interconnect) PCB. We found the different CTE (Coefficient of Thermal Expansion) between PCB and buried via filling material would caused thermal stress remain around the BGA solder joint by CAE (Computer- Aided Engineering) simulation. When the fine pitch BGA solder joint was proceeded into 2nd side SMT reflow, the thermal stress will split the BGA solder joint. So, how to eliminate the thermal stress will be the solution for BGA solder joint split. Referring to the article for more details discussed.
细间距(≦0.5mm) bga多年装配于各类产品,如智能手持设备、移动电话、网络设备、笔记本主板等。BGA缺陷一般为焊点桥接、焊点开口、BGA焊点在装配过程中出现裂纹。对于焊点裂纹,大多数情况下是由外力引起的,如装配操作,板测试操作,或不匹配的机械零件装配。在我们的案例中,我们发现BGA焊点裂纹与上面提到的根本原因不同。当我们收到两台有缺陷的PDA(个人数字助理)设备时,我们像往常一样做了FA(故障分析)。第一步,我们再次进行了功能测试和x射线分析,以找到故障症状。在功能测试中,按下CPU (BGA封装)顶部即可恢复正常工作。我们还进行了CSA (Cross Section Analysis)和dye and spy测试,以确定缺陷是BGA焊点裂纹。对于这个结果,我们怀疑裂缝可能不是外力造成的,因为裂缝并没有位于BGA的角落或外排。但是我们仍然不能确定是哪个过程或操作导致了缺陷。与此同时,我们从库存中拣出了更多相同的缺陷板。我们确定这不是唯一的情况。所以,我们有三个方向来分析。对于材料,我们进行了推挤测试,CSA和EDS(能量色散光谱仪)来验证由于焊料裂纹导致的焊料球在BGA封装侧。在过程中,我们进行了两次实验,以找出可疑的工位和操作。从我们的实验结果,我们有两个结论。一种是通过改变回流参数或回流炉类型无法消除的缺陷,另一种是在第2侧SMT工艺中出现的缺陷。因此,在我们找到根本原因之前,改变工艺顺序将是防止缺陷再次发生的短期解决方案。我们也从实验结果中发现缺陷位于一些特定的点上。然后我们重点研究了裂纹位置与PCB设计之间的关系,发现每个裂纹焊点在其下方都埋有通孔。说明埋孔是SMT工艺中造成焊点裂纹的主要原因。在此基础上,对HDI(高密度互连)PCB的埋孔结构和填充材料进行了分析。通过计算机辅助工程(CAE)仿真发现,PCB与埋地填充材料之间的热膨胀系数(CTE)差异会导致BGA焊点周围存在热应力。当小间距BGA焊点进入第二侧SMT回流时,热应力会使BGA焊点发生分裂。因此,如何消除焊点的热应力将是解决BGA焊点劈裂问题的关键。有关讨论的更多细节,请参考文章。
{"title":"Fine pitch BGA solder joint split in SMT process","authors":"Chun-Chi Chiu, Yun-Tsung Li, Hsun-Fa Li, Chuei-Tang Wang","doi":"10.1109/IMPACT.2009.5382257","DOIUrl":"https://doi.org/10.1109/IMPACT.2009.5382257","url":null,"abstract":"Fine pitch(≦0.5mm) BGAs were assembled on many kinds of products for many years, such as Smart Handheld Device, Mobile Phone, Network Device, Notebook main board, etc. Normally the BGA defects are solder joint bridge, solder joint open, and BGA solder joint crack during assembly process. Regarding the solder joint crack, most of cases are caused by external force, such as assembly operation, board testing operation, or unmatched mechanical parts assembly. In our case, we found the BGA solder joint crack is not the same root cause as mentioned above. When we got the two defect PDA (Personal Digital Assistant) devices, we did the FA (Failure Analysis) as usual. The first step, we did the functional test and X-ray analysis again to find the failure symptom. The device could work normally again in functional test by pressing the top of CPU (BGA package). We also performed CSA (Cross Section Analysis) and dye and pry test to realize the defect is BGA solder joint crack. Regarding the result, we suspected that the crack might not be caused by external force due to the crack did not locate at the corner or outer row of BGA. But we still can't identify which process or operation to cause the defect. At the same time, we had sorted more same defect boards from our stock. We determined this is not the single case. So, we had three directions to analyze. For material, we had performed push test, CSA and EDS (Energy Dispersive Spectrometer) to verify the solder ball due to the solder crack was at BGA package side. For process, we had conducted two experiments to find out the suspected station and operation. From our experiment result, we had two conclusions. One is the defect could not be eliminated by changing the reflow parameters or the type of reflow oven, the other is the defect occurred in 2nd side SMT process. So, to change the process sequence would be the short-term solution to prevent the defect happen again before we find out the root cause. We also found the defects located at some specific points from our experiment result. Then we focused on the relationship between crack locations and PCB design and found that every crack solder joint has buried via beneath it. It means the buried via is the major cause of solder joint crack during SMT process. So, we had analyzed the structure and filling material of buried via of HDI (High Density Interconnect) PCB. We found the different CTE (Coefficient of Thermal Expansion) between PCB and buried via filling material would caused thermal stress remain around the BGA solder joint by CAE (Computer- Aided Engineering) simulation. When the fine pitch BGA solder joint was proceeded into 2nd side SMT reflow, the thermal stress will split the BGA solder joint. So, how to eliminate the thermal stress will be the solution for BGA solder joint split. Referring to the article for more details discussed.","PeriodicalId":6410,"journal":{"name":"2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference","volume":"16 1","pages":"602-605"},"PeriodicalIF":0.0,"publicationDate":"2009-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75181061","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
期刊
2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1